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PREFACE
This evaluation has been performed in order to gain a first-hand
knowledge of and insight into this product's inherent material structures and
its functions; to assess the relative quality of materials, together with pattern
design; and to reveal possible flaws. Subsequently, this report should be useful
in the establishment of reliability criteria for this process technology, for
related device types, and for analysis of failed parts.
The work described in this report was performed by Steve Suszko, JPL
Parts Engineering, Section 514.
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SECTION 1
INTRODUCTION
i.i DEVICE DESCRIPTION
The NSC 800 is an 8-bit CMOS microprocessor manufactured by National Semi-
conductor Corp., Santa Clara, California. The 8-bit microprocessor chip with
40-pad pin-terminals has eight address buffers (A8-AI5), eight data address --
I/O buffers (AD0-AD7) , six interrupt controls and sixteen timing controls with
a chip clock generator and an 8-bit dynamic RAM refresh circuit. The 22 internal
registers have the capability of addressing 64K bytes of memory and 256 I/O
devices.
The chip is fabricated on N-type <i00> silicon using self-aligned polysili-
con gates and local oxidation process technology. The chip interconnect consists
of four levels: I) Aluminum; 2) Polysi 2; 3) Polysi i; and 4) P+ and N +
diffusions. The four levels, except for contact interface, are isolated by
interlevel oxide. The chip is packaged in a 40-pin dual-in-line (DIP), side-
brazed, hermetically sealed, ceramic package with a metal lid.
The operating voltage for the device is 5 V. It is available in three
operating temperature ranges: 0 to +70°C, -40 to +85°C, and -55 to +125°C.
1.2 DOCUMENT USES
Two devices were submitted for product evaluation by F. Stott, MTS, JPL
Microprocessor Specialist. The devices were pencil-marked and photographed for
identification as shown in Figures 2-1 and 2-2.
For detailed information see Section 2, External Examination; Section 3,
Electrical Design Analysis; Section 4, Die Materials Evaluation; Section 5, Chip
Cross-Sectioning; and Appendix A, Manufacturer's Specification Data Sheets.
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SECTION2
EXTERNALEXAMINATION
2.1 EXTERNALVISUALINSPECTION
The two devices were examinedper MIL-STD-883B,Method 2009.1, for integrity of
package seal, lead terminals and any evidence of damage. The packagemarkings are
identified on metal lids and on the bottom as shownin Figures 2-1, 2-2, and 2-3.
2.2 PACKAGEDIMENSIONS
Packagedimensions. (inch) (mm)
Length: 2.020 51.308
Width: 0.610 15.49
Thickness with lid: 0.150 3.81
Lead dimensions.
Length: 0.125 3.175
Width: 0.015 0.381
Thickness: 0.008 0.203
Lead spacing: 0.i00 2.540
2.3 HE_ETICITY TEST
The devices were placed in a helium pressure container with pressure set at
35 psi (He) for a duration of 18 hours. Thirty minutes after removal of the two
devices from the chamber, fine and gross leak tests were performed per MIL-STD-
883B, Method 1014.2. The gross leak test was performed in fluorcarbon (FC-43)
liquid at +125°C.
Results: No leaks were observed.
2.4 X-RAY RADIOGRAPHY
X-ray photographs of each package are shown in Figure 2-4 and 2-5. Top
views display each package lead frame of the ceramic sandwich with a rough out-
line of a package cavity with a chip, with no detectable signs of voids in the
die attach.
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Figure 2-1. 1.4X top view of two devices with
markings on metal lids.
Figure 2-2. 1.4X bottom view of device with
markings.
Figure 2-3. Side vie_ of device with side
brazed package lead terminations.
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METAL LEAD FRAME
PACKAGE CAVITY
WITH A CHIP
SIDE VIEW
Figure 2-4. 1.4X magnified top and side
X-ray view of device No. i
package lead frame and die
cavity.
Figure 2-5. 1.4X magnified top ai_d side
X-ray view of device No. 2
package lead frame and die
cavity.
2-3
2.5 INTERNALEXAMINATION:DELIDDING
The two devices were delidded on a wet sanding disk by grinding off the
metal lid to the thickness which madeit possible to peel the metal off with an
X-Acto knife.
Figure 2-6 displays an example of a delidded package cavity with an exposed
silicon chip, outline of a gold-eutectic die attach and wire bonds from die pads
to package lead frame.
Figure 2-7 is a 13X optical view of a chip metallization pattern.
2.6 OPTICALANDSEMEXAMINATIONAFTERDELIDDING
(Before protective passivation removal)
The exposed die cavity of each device was examined, both with an optical
microscope and with a Scanning Electron Microscope (SEM) in order to determine
quality of workmanship, assembly technique and cleanliness, per MIL-STD-883B,
Method 2010.3. The die passivation, wires to die pads and package lead frame
and die attach fillet were inspected.
Optical Figure 2-8 shows a magnified 29Xview of a passivated microprocessor
chip with identified (ccw) pads i, 20, and 40, and the complexity and symmetry of
certain circuit patterns.
Figure 2-9 shows only a metallization interconnect mask, roughly identifying
VSSand VDDbus distribution from pads 20 and 40. Optically, the chip passivation
has a fair amount of transparency for examination to view the underlying metal
interconnect, however, it does not help in identifying the cell pattern beneath
and the polysi-gates definition.
SEMFigure 2-10 shows a corner of a die with sawand break dicing method and
features of die attach, gold eutectic, fillet.
SEMFigure 2-11 shows typical thickness of SiO2 passivation around perimeter
of metal pad. SEMexamination of wire bonds on die pads reveal wire bonding with
acceptable wedge-type compression.
SEMFigures 2-12, 2-13 and 2-14 show representative examples of typical wire
bonding on the die pads with identified perimeter of insulating SiO2.
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GOLD EUTECTIC
DIE ATTACH MATERIAL
SLANTED LEAD FRAME
PAD IDENTIFYING
PIN NO. 1
Figure 2-6. 4X optical view of delidded device
lead frame cavity with die attach
outline, and a die with wire bonds.
PAD NO. 1
Figure 2-7. 13X optical view of passivated chip
metallization interconnect pattern.
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PAD NO. 1
PAD NO. 40
VCC
Figure 2-8. 29X magnified optical view of NSC 800 passivated microprocessor chip
with patterns of logic cell blocks.
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A 8 PAD NO. 1
Figure 2-9. 29X optical view of
PAD NO. 40
VCC
\
Vss PAD 20
NSC 800 microprocessor chip metallization mask only.
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SAW AND BREAK
SEPARATION
ADEQUATE
EUTECTIC
FILLET
GAP BENEATH THE
DIE IN EUTECTIC
FILLET
Figure 2-10. SEM view of die corner showing
saw and break separation of
silicon chip and gold eutectic
fillet.
v
w
TYPICAL SiO 2
THICKNESS COVER
1.2#
ALUMINUM
EXPOSED SEGMENT
OF PAD AREA
Figure 2-11. 10,000 magnified SEM view at
70 ° tilt of top SiO 2 passi-
vation thickness the chip.
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Figure 2-12. SEM view of aluminum die pad
with glassivation perimeter
and aluminum wire band.
A_ PAD
WEDGE TYPE WIRE BOND
SiO 2 PASSIVATION PERIMETER
DIE PASSIVATION
.......... f,_
Figure 2-13. SEM side view of wire bond
showing acceptable com-
pression thickness.
Figure 2-14. SEM view of a wire bond.
PARTIALLY OVERLAPPING
DIE PAD EDGE
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2.7 WIRE BOND PULL TEST
The wire bond pull test was performed per MIL-STD-883B, Method 2011.2
(prior to passivation removal). A strip chart recorder with a bond pull test
setup calibrated in grams was used for the wire break test. The breaking stress
for each bond is shown in Table I.
Table I.
P in No.
Device
SN-I
2.3
2.8
3.1
3.
2.7
Device
SN-2
2.8
2.5
2.9
3.1
2.5
6 2.2
7 2.6
8 2.9
9 2.5
i0 3.4
ii 3.1
12 3.1
13 3.
14 2.6
15 2.9
16 2.7
17 3.1
18 3.
19 3.6
20 3.4
2.6
2.9
3.
2.2
2.9
3.
2.4
2.7
2.2
3.1
2.9
3.
2.8
2.9
2.7
Wire Bond Pull Test (in Grams
Pin No.
21
Device
SN-I
3.3
Dev ice
SN-2
2.9
22
23
24
25
2.9 2.7
2.7 2.4
3.4
3.2
26
27
28
29
30
31
32
33
3.7
3.
2.8
2.4
2.9
3.2
2.7
2.3
3.1
2.9
3.2
2.6
3.
2.6
2.7
3.
2.9
34 2.8
35 2.9
36 3.1
37 3.4
38 3.
39 2.6
40 2.9
2.5
2.9
3.6
3.4
2.9
2.7
2.9
3.2
Note: Minimum acceptable breaking force for i mil aluminum wire is 2. grams.
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2.8 SUMMARYANDCONCLUSIONS:PACKAGEASSEMBLYANDBONDINGINTEGRITY
The X-ray pattern of each package cavity with a die does not reveal any
voids beneath each die. However, a SEMview of one die corner shows a small gap
in die fillet (Figure 2-10). The wire bonding, both on the package lead frame
and on the die pads, appears clean, with acceptable centering on pads and the
thickness of compressedwire bonds.
The wire pull test of all wires in both packages appears to meet required
pull strength above 2 grams.
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SECTION3
ELECTRICALDESIGNANALYSIS
3.1 INTRODUCTION
The overall pattern of an NSC800 8-bit microprocessor chip with identified
functional blocks is shownin Figure 3-1. A corresponding floor map is shownin
Figure 3-2.
A functional block diagram, Figure 3-3, identifies the timing and interrupt
control functions, chip internal data bus to arithmetic logic, instruction
decoders and register arrays, and the address buffer block (A8-AI5) and data
address I/O block (ADo-AD7).
The NSC800 microprocessor (p2CMOS)utilizes a local oxidation process with
two-level polysi and a metal interconnect. The chip contains approximately ii000
active componentson N-type silicon. (See Section IV, Materials Analysis.) A
complete description of the NSC800 microprocessor pin-out functions and program
instructions is in the manufacturer electrical specifications, Section VII.
NOTE: Due to very minimal circuit design information received from the
manufacturer, only several circuit segmentson the chip are shown
together with diagrams and captions, without the benefit of a com-
plete and detailed logic diagram.
3.2 DESIGNPATTERNANDFUNCTION
The first purpose of this design evaluation was to develop a simplified
method of approach for physical circuit pattern identification and subsequent
logic definition.
Several analyzed circuits are presented as an example to show the useful-
ness, if need arises, for evaluating the entire physical design of the NSC800
p2CMOS(VLSI) microprocessor and for other NSCfamily of devices using p2CMOS
process technology. For a circuit analyst, the advantages of using such a
method in the evaluation of VLSI-type chips are:
a. Being able to identify, and define in detail, segments of complex
circuit patterns and translate them to functional logic regardless of
availability of circuit information from the manufacturer.
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b. Whena selected circuit segment is defined, it is then possible to
understand its function and the interface with other circuits on the
chip.
c. In product qualification assurance for the VLSI chips, a working
method is a necessary tool used in evaluation steps. The subsequent
examplesof reverse engineering methods used in (any) circuit design
evaluation are well suited to define and identify complex VLSI circuit
patterns.
Because the p2CMOSprocess has a four-level interconnect (e.g., metalliza-
tion, Poly i, Poly 2, and P+ and N+ diffusions) the design analysis follows a
sequence of steps with the exposure of separate materials pattern levels on down
to P+ and N+ diffusions in silicon substrate for identification and validation of
transistor patterns, contact interface and interconnect.
3.3 DARKFIELDMICROPHOTOGRAPHYPROCESS
The photographic examples of identified circuit segmentswere developed
using darkfield microphotography and the photo results were processed from posi-
tive contacts. This method lends itself more precisely to identification and
definition of very small, VLSI-type, microcircuit patterns. Thus, the several
selected circuits in photo figures together with captions and diagrams present,
in part, the complexity of identified circuit patterns, and a method for a com-
plete circuit design analysis, together with materials level interface definition.
Specifically, using this approach helps when there is no available logic
design information from the manufacturer.
The seven circuit patterns selected on the chip are referenced in Figure
3-4. These circuits magnified and identified in detail, together with captions
and diagrams, are shownin Figures 3-5a through 3-13d as follows:
a. Circuit No. i; POWERSAVE(PS) function pad 39 is a typical CMOSinput
protection with a buffer and represents a pattern used in other i0
input functions on the chip. (Figures 3-5a thru 3-6c.)
b. Circuit No. 2; RESETOUTfunction pad 37 is a control buffer cir-
cuit pattern used in other 9 control functions on the chip.
(Figures 3-7a thru 3-7d.)
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C.
d°
e°
f°
g°
Circuit No. 3; All address buffer, pad 4 is i of 8 address buffer
logic patterns of (A8-AI5) eight address buffers. (Figures 3-8a
thru 3-8d.)
Circuit No. 4; AD 3 Data I/O buffer pad 15 is 1 of 8 I/O buffer
patterns AD0-AD 7. (Figures 3-9a thru 3-9d.)
Circuit No. 5; A register latch segment of 2 bistable latches of an
8-bit register. (Figures 3-10a thru 3-10e.)
Circuit No. 6; A register latch segment with read/write data enable
gates of an 8-bit register. (Figures 3-11a and b.)
Circuit No. 7; Very small segment of a programmable logic array
(PLA) with product buffers. (Figures 3-12a thru 3-12d.)
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(2})
NMI
(24)
RSTC
(23)
RSTB
(22)
RSTA
(26)
INTA
(25)
INTR
Z
Ou
U
i.-
Z
RESET
OUT
(37)
rESET
I-_ -D.
(33)
BACK
(35)
BREQ -D,,,(36)
IO/M _I-
(34)
$1
(27) "_"
SO
(29)
PS
(39) "_
ALE
(3O) "_"
WR
(31) _1-
<
:E
r_
TIMING
AND
CONTROL
LOGIC
I,-- I-.-
m Z
O
U
Z
o _z
u uO
×OUT ×IN
00) (11)
8 BIT INTERNAL DATA BUS
I INSTRUCTIONREGISTER (8)
INSTRUCTION
DECODER
&
MACHINE CYCLE
ENCODING
RD
(32)
WAIT
(38)
RFSH
(28)
CLK
OUT
(9)
A' (8) F' (8)
H' (8) L' (8)
D' (8) E' (8)
S' (e) c' (8)
A(8) F (8)
H (8) L (8)
D (8) E (8)
S (8) c (8)
IX (16)
IY (16)
I STACKPOWERa6)/
PROG COUNTER061
INCR/DECR(16)1
ADDRESS LATCH /
JVL0 -8)
A(8-15)
ADDRESS
BUS
(I 2-19)
AD(0-7)
ADDRESS/
DATA BUS
Figure 3-3. NSC 800 8-bit microprocessor functional block diagram.
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CKT NO. 7
PLA
SEGMENT
CKT NO. 4
AD 3 DATA I/O
(15)
CKT NOS. 5, 6
8 BIT REGISTER
SEGMENT
(11)
CKT NO. la
X-IN INPUT
WITH LARGE
BUFFER
CKT NO. 3
ADDRESS
BUFFER
(4)
CKT NO. 1
PS INPUT
PROTECTION
CKT NO. 2
OUT
CONTROL
[37) BUFFER
Figure 3-4. NSC 800 chip with selected and identified locations of
seven circuits for subsequent electrical design and
pattern validation presented in Figures 3-5 thru 3-13d.
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Figures 3-5a thru 3-5e display type No. i circuit pattern (for i0 input
circuits on the chip) comprised of an input protection resistor, two diodes (DI,
D2) and an inverting buffer used in the following chip input functions:
Note:
Pad Funct ion Pad Funct ion
Ii -- X-IN 25 -- INTR
21 -- NMI 33 -- RESET IN
22 -- RSTA 36 -- WAIT
23 -- RSTB 38 -- PS
24 -- RSTC 39 -- BREQ
ii -- X-IN input function differs from other ten inputs, in that
it has a large inverting buffer pattern identified in Figures 3-6a thru
3-6c and in reference Figure 3-4.
INPUT
Vc C
VSS
Figure 3-5a. Typical input protection circuit with a buffer (i of ii).
Figure 3-5b. Logic equivalent.
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INVERTER
(OUT)
WAIT
INPUT
(38)
VSS BUS
RTER
) INPUT RESISTOR
PS INPUT (PAD 39)
VCC Vcc
Figure 3-5c. Hetallization interface of two input protection circuits [WAIT
(38) and PS (39)] with inverting buffers. (Two of i0 similar input
patterns) .
POLYSI
N
INPUT INVERTING BUFFER
(POLYSI) INPUT PROTECTION RESISTOR
TWO INPUT PROTECTION DIODES D 1, D2
Figure 3-5d.
2
Exposed (polysi) resistors and gates with diffusion patterns of two
input protection circuits [WAIT (38) and PS (39)].
P-WELL WITH N + DIFFUSIONS
CHANNEL PATTERN IN P+ DIFFUSION
N SUBSTRATE
DIFFUSIONS OF D 1 AND D 2 DIODES
Figure 3-5e. + p+Exposed P-well with N and diffusions in silicon substrate of
two input protection circuits [WALT (38) and PS (39)]. (Two of ten
similar input pattecns).
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VSS BUS N-CHA,_IN E L CELL
Figure 3-6a. Metallization interface
of X-IN input with a
large inverter.
P-CHANNELCELL
CC BUS
(POLYSI) RESISTOR
X-OUT
(POLYSI) GATE DRAIN
N-CHANNEl _+
,,, , ,
SOURCE
N+
N+ N +
p+, D2 p+
ROM INPUT TO INVERTER GATES
X-IN PAD 1 1
VCC BUS
Figure 6-3b. Exposed (polysi resistor
and gates with diffusion
patterns and contacts of
X-IN input.
•(POLYSI) GATE P-CHANNEL CELL
P+ DRAIN AREA
P+ SOURCE AREA
-(POLYSI) RESISTOR
Figure 3-6c. Exposed P-well with N +
diffusion in silicon
substrate of X-IN input.
DRAINS
N+ SOURCE TO P-WELL
, : D 1
D 2
ISO, FOX AREA
DRAIN
SOURCE P-CHANNEL CELL
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Figures 3-7a thru 3-7d display type No. 2 circuit patterns (for i0 control
circuit buffers on the chip). The RESET OUT control buffer is of pull-up/pull-
down configuration using N-MOS and NPN bipolar transistor in the output. This
circuit pattern is used by the chip in the following control functions with the
identified pads:
Pad Funct ion Pad Funct ion
26 -- INTA 31 -- WR
27 -- S1 32 -- RD
28 -- RFSH 34 -- IO/M
29 -- SO 35 -- BACK
30 -- ALE 37 -- RESET OUT
]
NOT IN PHOTO I
I
FIGURE I (P) Q3
(N) Q2
VCC
I 37 I RESET OUTPAD
Figure 3-7a. Circuit schematic of RESEf OUT control function with pull-up
bi-polar output and N-MOS transistor.
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/ INPUT TO GATESN-CHANNEL CELL, Q2
P-CHANNEL VSS BUS
Q3
P-CHANNEL
Q5
VCCBUS
CELL, Q4
RESET OUT, PAD 37
Q1 BIPOLAR CELL
Figure 3-7b. Metallization interface over RESET OUT control circuit (i of i0
similar circuit patterns of other control circuits).
POLYSI GATE, Q2
N+ DRAIN, Q2
N + SOURCE, Q2
Q1
COLLECTOR
EMITTER
, _................................_._Q4' N-CHANNEL CELL
_--___ N+ SOuRcE To P-wELL
GATES
Figure 3-7c. Exposed (polysi) gates and cell diffusion patterns of RESET OUT
control circuit (i of i0 circuit patterns of other control
circuits) .
Q_AIN
SO, FOX FOR POLYSI GATES TERMINATION
N+ SOURCE TO P-WELL, Q4
Q5
DRAIN N + DRAIN, Q4
CHANNEL PATTERN
tN SILICON
N SILICON SUBSTRATE
Figure 3-7d. Exposed P-well with N + and P+ diffusions and NPN bipolar cell of
RESET out control circuit (i of i0 circuit patterns of other
control circuits).
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Figures 3-8a thru 3-8d, together with captions and circuit diagram, dis-
play type No. 3 circuit pattern (All address buffer) for eight data address
buffers A8-AI5, chip pads 1 through 8.
FROM
ADDRESS
BUS
f .'
_J_
C)3
J
V _ j
f V
ADDRESS LATCH TRI-STATE TRI-STATE OUTPUT
CONTROL
PAD
Figure 3-8a. Circuit schematic of address buffer All. (i of 8).
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P-CHANNEL CELLS N-CHANNEL CELLS
OUTPUT
N-C
CELL O4
P-CHANNEL
CELL OF
NOR-GATE
Figure 3-8b. Metallization interface of All address latch
(I of 8 circuit patterns).
N-CHANNEL
OUTPUT Q4
Figure 3-8c. Exposed polysi
latch and buffer
N-CHANNEL
OUTPUT Q4
Figure 3-8d. Exposed two
patterns of
p+
cell diffusion
E
P-wells with N + diffusions
All address buffer (i of 8
BUS
:HANNEL CELLS, NOR-GATES
Q1 AND Q5
:HANNEL, Q3
NPN OUTPUT, Q 2
BUS
and buffer circuit
N-CHANNEL PATTERNS WITH GATES
OF LATCH CIRCUIT SEGMENT
P-CHANNEL PATTERNS WITH GATES
OF LATCH CIRCUIT SEGMENT
P AND N CHANNEL CELLS OF TWO
NOR-GATES, Q1 AND Q5
P-CHANNEL, Q3
NPN OUTPUT, Q2
patterns of All address
two P-WELLS WITH N+ DIFFUSIONS
TWO P+ DIFFUSION PATTERNS
;OLATION REGIONS WITHIN
DIFFUSIONS FOR GATES
TERMINATIONS
NPN OUTPUT O 2
and two P+ diffusions
circuit patterns).
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Figures 3-9a thru 3-9d, together with captions and circuit diagram, display
group No. 4 circuit pattern of AD3 Data I/0 buffer (a pattern for 8 data I/0
buffers AD0-AD7,chips pads 12 thru 19).
FROM 1
DATA
LATCHES
OF DATA
BUS
TR I-STATE
CONTROL
TOINPUT _ _]LATCH
Q2
VCC
OUTPUT
N Q1 PAD
VSS
VSS .=. INPUT
)TECTION
Figure 3-9d. Logic/circuit schematic of tri-state Data I/O buffer output (i of
8 patterns).
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N-CHANNEL
OUTPUT
BUS
INPUT WITH
PROTECTION
NPN OUTPUT
TRANSISTOR
VCC BUS
Figure 3-9b. Metallization interface of AD 3 Data I/O buffer (i of 8 circuit
patterns).
N-CHANNEL i
Q1 PULL-
DOWN
C
!N+7
BUFFER NOR-GATES Q4 AND Q5
..----- INPUT LATCH GATES
/ Q3
/NPN PULL-UP, Q2
Figure 3-9c.
P-WELL
Exposed polysi gates and diffusion patterns of AD 3 Data I/O buffer
(i of 8 circuit patterns).
P-WELL WITH N+ DIFFUSIONS
P+ DIFFUSION
Q1
P-CHANNEL, O 3
NPN PULL-UP OUTPUT, Q2
Figure 3-9d. Exposed P+ and N + diffusion patterns in silicon substrate of AD 3
Data I/O Buffer (i of 8 circuit patterns).
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Figures 3-10a thru 3-10e, and circuit diagrams, display a six-transistor
register latch pattern and a segmentof 4 bistable latches of an 8-bit register.
This is a typical 6-T CMOSlatch used in RandomAccess Hemories (_Is) and
registers. The register's data, data lines are the Polysi 2 interface to pass-
transistor outputs N1 and N3.
ADDRESS
LINE (POLYSI 1) >
DATA
DATA _ Vcc (POLYSI2)
-- v
Figure 3-10a. Circuit schematic of 6-T bistable register latch.
ADDRESS ,_
LINE (POLYSI 1) f
DATA
DATA
(POLYSI 2)
v
Figure 3-10b. Logic equivalent.
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Figure 3-i0c. Hetallization interface
segmentof 8-bit, four
6-T register batches.
1 OF 4 (6-TRANSISTOR LATCH)
POLYSI 1 ADDRESS LINE
VCC BUS
BUS
POLYSI 2 (DATA, DATA) LINES
Figure 3-10d. Exposed two level polysi
interface and diffusions
of 8-bit, four 6-T regis-
ter latches.
1 OF 4 (6-TRANSISTOR LATCH)
1 ADDRESS LINE
N+ DIFFUSION
P+ DIFFUSION
POLYSI 2 (DATA, DATA) LINES
Figure 3-10e. Exposed P-well with N + and
P+ diffusions of an 8-bit
4-register segment.
N+ DIFFUSION
1 OF 4 (6-T DIFFUSION CELL PATTERN)
P-WELL
DIFFUSION
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Figures 3-11a and 3-11b display a register latch segmentwith read/write
control gates with a data bus, and a segment of an 8-bit register.
6-T LATCH
ADDRESS
LINE
POLYSI (2)
GATES
T'G 1
Figure 3-11a. Register latch 2-bit segment of 8-bit register with control
gates.
READ I
I_
DATA
q5_DDRESS
DATA
t
REGISTER DATA BUS
NEXT CELL
Figure 3-11b. Circuit schematic of a register latch with I/O logic.
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Figures 3-12a thru 3-12d, and a circuit diagram, present a circuit of PLA
with branch product buffers. This is a very small segment of PLA showing
density of cells and gates pattern of reference area in Figure 3-4.
PRECHARGE >
Vcc
INSTRUCTION /J _'_ Vec
REGISTER _ _ vSS --
DIFFUSION-MASK
PROGRAMMED PLA
BRANCH
PRODUCT
Figure 3-12a. Circuit schematic segment of PLA.
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BRANCH PRODUCT LINES VssBUS
FROM I.R. F
TO PLA
N-CHANNEL_
GATES L
Figure 3-12b.
FROM I.R.
TO PLA
(POLYSI)
GATES
Figure 3-12e. Exposed
Metallization interface of
(polysi) gates and diffusion
PLA
}
pattern
N-CHANNEL CELLS
PLA CIRCUIT SEGMENT
NANDPCHANNELCELLSOFPLA
BRANCH PRODUCT BUFFERS
BUS
circuit segment.
N--CHANNEL PLA
CIRCUIT SEGMENT
N-CHANNEL AND P-CHANNEL CELLS
OF PLA BRANCH PRODUCT BUFFERS.
POLYSI GATES AND DIFFUSIONS
of PLA circuit segment.
Figure 3-12d. Exposed
segment.
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diffusion
DIFFUSION-MASK PROGRAMMED
N-CHANNEL PLA CIRCUIT SEGMENT
N-CHANNEL AND P-CHANNEL CELL
DIFFUSIONS OF PLA BRANCH
PRODUCT BUFFERS
3TRATE
programmed PLA circuit
3.4 SU}D_RYANDCONCLUSIONS
Three different date-coded NSC800 devices were examined to ascertain if
any comparative changes exist on each chip and its size related to the packagedate
code. In each instance, each date-coded packagecontained a chip with a different
code letter. Further examination of each chip has revealed changes in design and
in chip size and material.
The three package date-codes related to the chip mask-codesare as follows:
a. Device date-code 1980 has chip code NSC800 F.
b. Device date-code 1982 has chip code NSC800 G.
c. Device date-code 1983 has chip code NSC801 A.
The segments of chip code masks are shownin photo-Figures 3-13a thru 3-13c.
The two chips, NSC800 F and NSC800 G, are of the samearea but differ in
design pattern and use SiO2 protective passivation. The NSC801Auses a thick
nitride protective passivation.
The NSC801A chip is i0 percent smaller in size; the polysi and diffusion
level geometry appears to be correspondingly scaled-down comparedto the F and
chips.
The maturity of the NSC800 8-bit microprocessor is fairly recent, about
2-1/2 years. In that time the manufacturer has instituted changes in chip design,
size and materials process, most likely to improve the function of the chip.
Note: Of three date-coded lots inspected, only two devices with NSC800 G type
chips were evaluated in depth on all materials levels. This information
is the purpose of this report.
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Figure 3-13a. A magnified segment of a chip with ID No. NSC800-F of a 19E0
date-coded device.
_r
Figure 3-13b. A magnified segment of a chip with ID No. NSC 800-G of a 1982
date-coded device.
Figure 3-13c. A magnified scg:;_cnt of chip ',_'it]_i13 _'<o. N_SC 801-A of a 1983 date-
coded device.
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SECTION4
NSC800 -- DIE MATERIALSEVALUATION
4.1 APPROACH
The materials analysis was performed in four steps, chemically removing each
layer of surface material on the chip (wet chemical etch), and to reveal subse-
quent levels of materials with minimal structure degradation.
At each step, the exposed level of chip materials was examined optically and
with a Scanning Electron Microscope (SEM). X-ray spectroscopy was also utilized
for materials identification and contaminants. The visual evidence as presented
in the optical and SEMphoto figures (4-1 through 4-18c), together with detailed
captions and comparisons provided thereby, Offers insight into the exposed
materials and design structures.
The four etching steps are correlated with figures in Table II.
Step
i.
°
°
,
Table II. Four-Step Wet Chemical Etch Materials
Removal on the Chip.
Description
Top SiO 2 passivation removed; aluminum metallization exposed. (SEM
Figures 4--3 through 4-9a.)
Aluminum metallization removed; interlevel insulating SiO 2 exposed
with contact apertures to polysi and silicon diffusions. (SEM Fig-
ure 4-11a.)
Interlevel insulating SiO 2 removed; exposed Polysi 2- and Polysi l-
gates, field oxide (SiO 2) and thin oxide. (SEM Figures 4-13a
through 4-16b.)
Polysi 2, Polysi 1-gates, field oxide (SiO 2) and thin oxide (SiO 2)
removed; exposed silicon substrate, P+ and N + diffusions, P-well
definition and isolation regions where grown field oxide was
present, (SEM Figures 4-18a through 18-c.)
k
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The emphasisat each level of materials exposure and through the SEMfigures
is to visually establish comparisons of these materials and in the replicating
patterns after these materials have been removed, as well as in the definition of
process anomalies and ultimately by a reliable assessmentof chip materials
patterns.
Note: Howevercarefully the multiple etching steps are performed in the
removal of chip materials, the effect of lateral etch cannot be avoided. It can,
however, be controlled, minimized and fully explained.
4.2 SEMEXAMINATIONPRIORTOPASSIVATIONREMOVAL
The entire chip protective SiO2 passivation was examined. The surface
morphology of SiO2 is more granular over metal interconnect and roughly identifi-
able from other materials patterns. The two level polysi, Polysi 2 and Polysi 1
are barely defined beneath SiO2 passivation.
SEMFigure 4-1 at 500X displays a segment of a register four bistable latches
with typical passivation coverage.
SEMFigure 4-2 at 1000Xmagnification shows a pattern of one bistable latch
circuit with detailed definition of passivation features covering the metal and
two-level polysi. There were no signs of surface contaminants nor pinholes in
the two chips examined.
4.3 STEPi: SEMEXAMINATIONAFTERTOPPASSIVATIONREMOVAL
The protective SiO2 passivation was removedfrom the chip surface, to expose
intact metallization interconnect and leaving partially passivated the two-level
polysi and field oxide.
The metallization was subsequently examinedoptically and in the SEMfor
metal step coverage over oxide and polysi steps. The contact interface of metal
to the two-level polysi and silicon diffusion was also inspected. SEMFigures 4-3
and 4-4 show typical input protection, two diodes and a polysi resistor with
exposedmetal. SEMFigure 4-5 at 475X shows (AD) address buffer segment and
exposed aluminumpad with an interconnect.
SEMFigure 4-6 with four bistable latches of register array (each latch a
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VCC METAL BUS
VSS METAL BUS
(PASSIVATED)
k
Figure 4-1. (With SiO 2 passivation.) 500X SEM view of
chip segment RAM register circuit cells.
Note: With the exception of metal inter-
connect, the gate polysi pattern cannot be
identified with SiO 2 coverage.
SiO 2 FEATURES
OVER POLYSI AND
FIELD OXIDE
SiO 2 FEATURES
OVER METAL
Figure 4-2. IO00X SEM view of magnified one RAM register
cell with sharper definition of SiO 2 passi-
vation morphology over metal as compared to
areas over polysi and field oxide.
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Figure 4-3. (Top passivation removed.) 475X SEM
view of two separate input protection
circuits, each comprised of two diodes
and an input resistor and exposedmetal
interconnect.
A_ CONTACT
FROM INPUT PAD
TWO
INPUT
DIODES
POLYSI INPUT RESISTOR
AND WIDTH
TYPICAL METAL
LINE WIDTH
FIELD OXIDE
Figure 4-4. 950X SEM view of input protection
diodes (two) and a polysi resistor
(Ref. Figure 4-3 above). Note metal
contact interface, typical metal line
width and step coverage.
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Figure 4-5. (Passivation removed.) 475X SEMview
of chip segmentwith exposed aluminum
interconnect.
METAL BUS
POLYSI 2 DATA LINE
WITH METAL
BUTTING CONTACT
POLYSI 1 ADDRESS
LINE AND
GATE-POLYSI
Figure 4-6. (Passivation removed.) 950X SEM view at 55 ° tilt
of four 6-transistor RAM cells in a register array.
Note metal interconnect, metal butting contacts to
polysi and diffusions and the two-level polysi.
(See Figures 4-1 and 4-2.)
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6-transistor cell), together with subsequent SEMmagnifications (Figures 4-7
through 4-9a with descriptive captions in various positions), show typical
examplesof metal line widths, step coverage, thickness and contact interface to
Polysi 2 and Polysi 1-gate, and help to identify the field oxide isolation regions
and thin oxide in P+ and N+ diffusions. The metal patterns in these segments
represent the average quality of metal interconnect in the two devices examined.
4.3.1 Summary And Conclusions
The metal step coverage shows uniform thickness over oxide and polysi steps,
because of the grown oxide process depleting the silicon in isolation regions
which makes the overall insulated surface of the chip reasonably level compared
to deposited oxide which typically has higher steps around the active diffusions
with thin oxide pattern. The data line butting the metal contact to polysi in
Figure 4-9a (top-right) shows a partial void at the step to pass-transistor
diffusion. Most metal contacts on the chip were of acceptable interface.
The patterns of register latch circuits appear to contain highest overlay
of materials levels found on the chip.
4.4 STEP 2: SEM EXAMINATION AFTER REMOVAL OF ALUMINUM INTERCONNECT,
EXPOSING INTERLEVEL OXIDE, CONTACT APERTURES TO
POLYSI 2 AND POLYSI 1 (GATES) AND DIFFUSIONS
Magnified optical photo Figure 4-10 reveals the chip with exposed interlevel
oxide, contact apertures to Polysi 2 and Polysi 1 and diffusions. Certain sim-
ilarity of symmetry defines the blocks and similar circuit patterns on this level
of materials exposed. A circled area in that figure is displayed in a magnified
SEM Figure 4-11a. A similar latch circuit pattern, now with metal removed, is
shown in Figure 4-9a. The narrow path of residual interlevel oxide identifies
the paths where metal was present as well as the effect of wet chemical etching
showing this pattern, with an undercut in interlevel oxide compared with an
untouched surface of grown field oxide in silicon. The Polysi 2 data line, with
an exposed butting contact aperture in Polysi 2 and silicon, is fairly well out-
lined in thin residue of interlevel oxide. Other contacts in the diffusions show
perimeter outlines in thin oxide. Both data lines of Polysi 2 overlap the Polysi 1
gates P-channel and N-channel widths with Polysi 1 cross-terminations resting on
field oxide. The P-channel Polysi i, gate length beneath Polysi 2 appears to be
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(A£) VSS
POLYSI 1
POLYSl 2
DATA LINES
METAL STEPS OVER
POLYSI 1
A£ VSS BUS
A£ VCC BUS
Figure 4-7. (Passivation removed.) 1000X SEM side view at 60 ° tilt
and 90 ° turn cw (ref. Figure 4-6), showing exposed fea-
tures of metal step coverage over polysi and oxide steps.
POLYSl 1
GATE
(tNV)
POLYSI 2 DATA LINE
POLYSI 1 GATE
1 PASS-TRANSISTOR
(A£)CROSS-COUPLING
WITH CONTACTS TO 2
INVERTERS
A£Vss BUS
Figure 4-8. 1400X magnified SEM view of a 6-transistor cell pattern
two level polysi, metal step coverage and contacts.
(Ref. Figure 4-7 above).
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THIN OXIDE
N + DIFFUSION
IN P-WELL
POLYSl 1,
N-CHANNEL
(INV 2)
FIELD OXIDE ISOLATION POLYSI 2 DATA LINE
METAL BUTTING CONTACT,
TRANSISTOR OUTPUT
POLYSI 1 N-CHANNEL GATE
" PASS-TRANSISTOR 1
POLYSI 1, N-CHANNEL
GATE (INV 1)
THIN OXIDE
P+ DIFFUSION
(A£) CROSS-COUPLING
(INV 1 - INV 2)
P-CHANNEL
GATE (INV 2)
POLYSl 1, P-CHANNEL GATE
INV 1
FIELD
OXIDE
METAL STEP OVER OXIDE
AND POLYSl 2 BIT LINE
POLYSI 2 DATA LINE
A_ Vss BUS
Figure 4-9a. (Passivation removed.) 200X SEll view of 6-transistor complementary CI_S
RAM cell with definition of exposed metal step coverage, two-level
polysi (Polysi 1 and Polysi 2), field oxide and thin oxide and
P-channel and N-channel gate pattern. (Also see Figure 4-11).
Figure 4-9b.
DATA LINE
DATA POLYSI2Vcc
_'Vss
ADDRESS LINE
POLYSI 1
Circuit diagram of CHOS 6-transistor P_i register
cell, see physical pattern above.
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RAM AREA OF THE MAGNIFIED SEM EXAMPLES THAT FOLLOW
I
Figure 4-10. 29X magnified optical view of NSC 800 microchip after removal of top
passivation and metallization. Exposed pattern of interlevel oxide,
field oxide, contact apertures to polysi, (Polysi 1 and Polysi 2
pattern) and diffusion contacts in thin oxide are shown. (Ref.
Figure 2-8).
4-'9
ALL PATTERNS ARE AS
IN RIGHT HALF SIDE
FIELD OXIDE
ISOLATION
EXPOSED BUTTING CONTACT
TO POLYSI 2 AND N + DIFFUSION
POLYSI 2 DATA LINE
POLYSl 1 GATE, WORD LINE
N + DIFFUSION CONTACT AND
THIN OXIDE PERIMETER
POLYSI 1, N-CHANNEL GATE (INV 1)
POLYSI 1 CONTACT INV 2 INPUT
POLYSI 1 CONTACT INV 1 INPUT
POLYSI 1, P-CHANNEL GATE
(INV 1)
P+ DIFFUSION CONTACT
AND THIN OXIDE
LD OXIDE ISOLATION
INTERLEVEL INSULATING
PATH OF
REMOVED A£Vss BUS
POLYSI 2 DATA LINE
Figure 4-11a.
Figure 4-11b.
(Metallization removed.) 2000X magnified SEM view of 6-transistor,
complementary CMOS RAM cell. Exposed interlevel insulating oxide
two-level polysi, contact apertures to Polysi 1 and Polysi 2, P+
and N + diffusions with thin oxide and local isolation with field
oxide are shown. (See Figure 4-9.)
DATA LINE
DATA POLYSI 2Vcc
 ;Vss
ADDRESS LINE
POLYSI 1
Circuit diagram of CMOS 6-transistor RAM register cell,
(See physical pattern above.)
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almost twice as wide as the N-channel gate length. The perimeters of P+ and N+
diffusions with thin oxide are identified by borderlines of field oxide in isola-
tion regions.
4.4.1 Summary and Conclusions
This level of materials exposure provides important insight into the features
of the contacts interface in polysi and silicon diffusion and effect of preferen-
tial alloying due to sintering step of the metal interconnect. The residual paths
of interlevel oxide of the polysi steps, typically, will show the thickness of
separating insulation at metal crossover path.
The exposed definition of field oxide patterns surrounding the active
regions of P+ and N + diffusions with thin oxide can be examined.
The silicon contacts do not exhibit pitting effects of sintering.
4.5 STEP 3: SEM EXAMINATION AFTER REMOVAL OF INTERLEVEL OXIDE AND PARTIALLY
FIELD OXIDE, EXPOSING POLYSI 2 AND POLYSI i, AND DIFFUSIONS.
The removal of interlevel oxide exposes bare the two-levels of polysi,
Polysi 2 and Polysi i. Magnified optical photo Figure 4-12 of the chip shows the
entire pattern density of the polysi interconnect and polysi-gates only. (These
two polysi levels can be compared with the metal mask in Figure 2-9 for inter-
connect level density.)
Magnified SEM examples which follow in Figures 4-13b through 4-16c display
the patterns of exposed two-level polysi of one bistable - latch circuit; refer-
enced to Figure 4-13a (a circuit which is also shown in previous step, Figure
4-11a, with interlevel oxide). These figures together with captions, in this
level of materials exposure, present detailed identification and definition of
an overlapping two-level polysi pattern, its intra-level SiO 2 insulating separa-
tion and polysi-gate channel lengths and widths in P-channel and N-channel
transistors. Also, identified are polysi-gate terminations and Polysi 1 cross-
over patterns with sloping step coverage over field oxide birds beak termination;
a lateral perimeter of local oxidation in silicon regions.
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REGISTER RAM AREA OF THE MAGNIFIED SEM EXAMPLES THAT FOLLOW
V _
Figure 4-12. (Interlevel oxide removed and partially field oxide). 29X magnified
optical view of NSC 800 micro chip with exposed polysi interconnect
and gate pattern mask (Polysi 1 and Polysi 2) and contacts in sili-
con diffusions. (See Figures 2-8 and 4-10.)
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N+
DIFFUSION
REMOVED INTERLEVELOXIDE AND PARTIALLY FIELD OXIDE (REF. FIGURE 4-11)
EXPOSED TWO-LEVEL POLYSI, POLYSI 1 AND POLYSI 2, P+ AND N+ DIFFUSION PATTERNS
Figure 4-13a. 1000X SEM view of
6-transistor com-
plementary pattern.
REF AREA MAGNIFIED IN FIGURE 4-13b
POLYSI 1 GATE, P-CHANNEL
SOURCE/DRAIN PATTERN
REF AREA MAGNIFIED IN FIGURE 4-13c
POLYSI 1 GATE P-CHANNEL
SOURCE/DRAIN PATTERN
P+ DIFFUSION (SOURCE, VCC)
POLYSI 2
(
POLYSI 1
Figure 4-13b. 4000X SEM view of
left side Polysi 1
gate P-channel
pattern with over-
lapping Polysi 2
bit line. (Ref.
Figure 4-12a.)
_YSI 1 GATE, P-CHANNEL WIDTH
POLYSI 1 P-CHANNEL LENGTH
PATTERN
P+ DIFFUSION, DRAIN SIDE
OXIDE ISOLATION AREA
P+ DIFFUSION' SOURCE SIDE (Vcc)
POLYSI 2
Figure 4-13c. 4000X SEM view of
right side Polysi 1
gate P-channel
pattern and Polysi
2. (Ref. Figure
4-13a. )
POLYSI 1 GATE, P-CHANNEL
LENGTH PATTERN
FIELD
ISOLATION
P+ DIFFUSION, DRAIN SIDE
P+ DIFFUSION, SOURCE SIDE (Vcc)
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REMOVED INTERLEVEL OXIDE AND PARTIALLY FIELD OXIDE (Ref. Figure 4-11) EXPOSED TWO-LEVEL
POLYSI, POLYSI 1 AND POLYSI 2, P+ AND N+ DIFFUSION PATTERNS
Figure 4-14a. IO00X SEM view of 6-
transistor cell at 90 ° cw
turn. (Ref. Figure 4-13.)
REF AREA MAGNIFIED IN FIGURE 4-14b
OF POLYSI 1 GATE N-CHANNEL WIDTH
REF AREA MAGNIFIED IN FIGURE 4-14c
OF POLYSl 1 GATE P-CHANNEL WIDTH
N + DIFFUSION PATTERN
DIFFUSION PATTERN
Figure 4-14b. 4000X SEM view at 60 ° of
Polysi i gate N-channel
width.
POLY 2 BIT LINE OVERLAP
AND STEP
SLOPING STEP OF POLYSI 1
GATE TERMINATION OVER
FIELD OXIDE BIRDS BEAK
ACTUAL N-CHANNEL WIDTH
DEFINED BY POLYSI 1 OUTLINE
Figure 4-14c. 4000X SEtl view at 60 ° of
Polysi i gate P-channel
width.
)LYSI 2 LEVEL OVER
POLYSI 1 AND THICKNESS
POLYSI 1 GATE, ACTUAL P-CHANNEL
WIDTH DEFINITION
POLYSI 1 SLOPING STEPS OVER
FIELD OXIDE BIRDS BEAK,
AND GATE TERMINATION ON
LEFT SIDE
FIELD
OXIDE
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REMOVED INTERLEVEL OXIDE AND PARTIALLY FIELD OXIDE (Ref. Figure 4-11) EXPOSED TWO-LEVEL
POLYSI, POLYSI 1 AND POLYSI 2, P+ AND N+ DIFFUSION PATTERNS
REF AREA MAGNIFIED IN
FIGURE 4-15b BELOW
FIELD
OXIDE
AREA
REF AREA MAGNIFIED IN
FIGURE 4-15c
N+ DIFFUSION PATTERN (Vss)
P+ DIFFUSION PATTERN (Vcc)
Figure 4-15a. 800X SEM view of 6-transistor cell at 90 ° cw turn. (See Figure 4-13a.)
POLYSl 1
GATE THICKNESS
POLYSl 2, BIT LINE TYPICAL
THICKNESS AT POLYSI 1 AND
OXIDE STEP
N-CHANNEL
AREA
POLYSI 1 GATE TERMINATION
OVER SLOPING STEP OF
FIELD OXIDE
OXIDE BIRDS BEAK
Figure 4-15b. 8000X SEH side view at 70 ° (Ref. Figure 4-15a.) of Polysi 1
gate termination over field oxide and Polysi 2 step.
............ POLYSI 2 STEP AND THICKNESS OVER
INSULATING OXIDE AND POLYSI 1
INTERLEVEL SiO 2 SEPARATING INSULATION
POLYSI 1 WIDTH AND CHANNEL-LENGTH
OF PASS TRANSISTOR
Figure 4-15c. 8000X magnified SEM side view at 70 U, (Ref. Figure 4-15a.) of
Polysi 2 step and thickness with isolation over Polysi i.
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REMOVED INTERLEVEL OXIDE AND PARTIALLY FIELD OXIDE (Ref, Figure 4-11) EXPOSED TWO-LEVEL
POLYSI, POLYSI 1 AND POLYSI 2, P+ AND N + DIFFUSION PATTERNS
REF AREA MAGNIFIED IN FIGURE 4-16b BELOW,
IDENTIFYING NARROW OXIDE ISOLATION
SEPARATING THE TWO N + DIFFUSIONS AND
POLYSI 1 BRIDGIN_ PATTERN AND GATES OF
TWO N-CHANN E L PASS-TRANSISTO RS
Figure 4-16a. ]000X SEM view of complementary B-transistor cell pattern
_,xl)osed Po[vsi 1 and Polysi 2.
OTHER EDGE OF
N-CHANNEL WIDTH--
RESIDUAL FIELD OXIDE
WITH BIRDS BEAKS
EDGE OF N-CHANNEL WIDTH
SLOPING TROUGH OF
ISOLATION REGION
IN SILICON WITH
PARTIALLY REMOVED
FIELD OXIDE
Fi,_ure 4-16b. 8000X magnified SEH side view at
sloping stc_ps over narrow oxide
and defining t_,_o N + diffusions.
60 ° of Polysi i bridge with
isolation region separating
4--16
4.5.1 Summary and Conclusions
Only at this level of materials exposure is it possible to examine and define
any anomalies in P+andN +diffusions, as well as the interface of two-level polysi
relative to photo mask steps and the materials definition. Also, by completely
removing interlevel oxide insulation, the effect of a wet chemical etch on the
exposed contacts in silicon interface would define more sharply the existence of
pitting features in these contacts if there are any (an effect of metal sintering
step). These contacts, however, appear clean and relatively smooth.
The insulating SiO 2 between the two polysi levels at the oxide and Polysi 1
step shows acceptable isolation in Figures 4-15b and 4-15c.
Examples of birds-beak field oxide definition are in Figures 4-14b, 4-15b
and 4-16b.
The SEM examination on this level did not uncover any significant anomalies.
4.6 STEP 4: SEM EXAMINATION AFTER REMOVAL OF POLYSI 1 AND POLYSI 2, FIELD
OXIDE AND THIN GATE OXIDE
The removal of the two-level polysi, field oxide and thin gate-oxide
exposed bare the silicon chip substrate with N+ and P+ diffusion patterns.
Magnified optical photo Figure 4-17 of the chip shows the exposed P+ and N +
diffusions (cell patterns) density only. The exposed cell diffusions in N-silicon
substrate in this figure, combined with two-level polysi interconnect in Figure
4-12, together with the metal mask in Figure 2-9 typifies the active interface of
this microprocessor chip.
SEM Figures 4-18a through 4-18c are again the referenced examples of a
bistable latch circuit pattern now in exposed silicon diffusions.
SEM Figure 4-18b compares these silicon patterns with polysi-gates in SEM
Figure 4-16a of previous step.
The outlines of channel paths in P+ and N + silicon where Polysi 1 was
present are quite distinct.
The implanted N + and P+ patterns of silicon appear higher than the lateral
silicon isolation regions of N-substrate and P-well. In fact, the outline of
P-well perimeters appears to be the most deeply recessed region in silicon which
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Figure 4-17.
REGISTER RAM AREA OF THE MAGNIFIED SEM EXAMPLES THAT FOLLOW
- I
mU
(Removed two-level polysi and field oxide.) + N+
29X magnified optical view of chip exposed P and
cell diffusions in silicon substrate, and contacts.
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REMOVED TWO-LEVEL POLYSI, FIELD OXIDE AND THIN OXIDE (Ref. Fig. 4-13a) EXPOSED P+ AND
N + CELL DIFFUSIONS IN SILICON SUBSTRATE AND P-WELL DEFINITION
Figure 4- 18a. 425X SEM view of
register segment P+
and N+ cell diffusion
patterns defined in
silicon substrate.
N + CELL DIFFUSIONS
P-WELL OUTLINE
P+ CELL DIFFUSIONS
Figure 4-18b. 1000X SEM view of
exposed P+ and N+
(6- transistor) cell
diffusion patterns
and P-well outlines.
(Ref. Figures 4-13a
and 4-18a.)
N-CHANNEL PATTERN IN SILICON AND
N + DIFFUSION
P-WELL AND P-WELL LINE
P-CHANNEL PATTERN IN SILICON
AND P+ DIFFUSION
N-SUBSTRATE
P-WELL WITH CONTACT
IN SILICON
Figure 4-18c. 4250X magnified SEM
view of P+ diffusion
segment. (Ref.
Figure 4-18b.)
-EDGE OF CHANNEL OUTLINE IN SILICON
P+ SILICON DIFFUSION, SOURCE SIDE
• CONTACT IN P+ SILICON DRAIN SIDE
ISOLATION TROUGH IN SILICON
AND SLOPING EDGE AFTER
FIELD OXIDE REMOVAL
-SILICON SUBSTRATE
(ALSO SEE FIGURES 13a THROUGH 16c
AND COMPARE)
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resulted from the initial masking step of P-well patterns definition and the sub-
sequent local oxidation step.
SEMFigure 4-18c showsa magnified segmentof an elevated P+ silicon diffusion
pattern, in N-substrate, with a rounded sloping edge due to the effect of the local
oxidation process step. This edge defines the field oxide perimeter (now
removed) terminated in birds-beaks beneath Polysi 1 interfacing patterns with
the active diffusion regions.
The cross-sectioned definition of someof these patterns are shownin
certain details in SEMFigures 5-2a through 5-5, which follow in Section V.
4.6.1 Summary and Conclusions
The SEM photo examples of chip exposed silicon provide an insight into the
formation of lateral patterns in terms of photo masks and process steps on sili-
con substrate.
The added etching step, with a wet chemical solution, to expose this level did
not adversely affect the silicon surface or its contacts.
Figure 4-18b shows a typical P-well buried contact which the metal interface
overlaps on a source side to N + diffusion in VSS bus (see Figures 4-9a and 4-11a).
The P+ diffusions (on source side) in certain areas are similarly strapped to
N-substrate in VDD bus pattern.
Figure 4-18c shows, in a channel path outline, two very small pinholes on
the inside edge of the isolation region.
v
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SECTION5
CHIPCROSS-SECTIONING
5.1 PHYSICALCROSS-SECTIONINGOFNSC800 CHIP
A cross-sectioning of a chip was performed using a standard polishing and
lapping system in two steps, A and B.
Step A, Figures 5-1a, b and c, showsapproximations of vertical definition
(thickness) of chip surface materials interfacing with silicon substrate (e.g.,
top SiO2 passivation, metallization, interlevel oxides and the two-level polysi,
Polysi 1 and Polysi 2).
Examples in Step B, SEMFigures 5-2a through 5-5, display in detail the
definitions (by stainin_ the cross-section) of junction depths, effective channel
length in silicon, Polysi 1 gate-length, together with gate oxide isolation in the
channel path, and the two-level polysi with intra-level oxide insulation.
These figures, together with captions, provide an insight into cross-
sectioned materials and their approximate dimensions.
5.1.1 Summary and Conclusions
The cross-section examples are from a single device and are not an extended
cross-section sampling of several chips. The significant patterns appear to be
in the overlapping features of Polysi 1 and Polysi 2 in Figures 5-ic and 5-5.
Figure 5-2 does not appear to show a channel stop implant guard band at the
edge of P-well which indicates that the implanted guard band isolations are not
used in this design and process.
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CROSS SECTION SEGMENT OF NSC 800 MICROPROCESSOR CHIP WITH OXIDE LEVELS ALUMINUM
METAL AND TWO LEVEL POLYSI, POLYSI 1 AND POLYSt 2
PASSIVATION
SUBSTRATE LINE
LEVEL POLYSl, POLYSI 1 AND POLYSI 2
ON FIELD OXIDE
An METAL ON SiO 2 INSULATION
METAL TO SILICON
INTERFACE
Figure 5-1a.
Figure 5-1b.
INTERLEVEL
OXIDE
POLYSI
POLYSI1
1500X SEM view of silicon cross section segment reference
and magnified patterns in Figures 5-1b and 5-ic below.
2 TOP PASSIVATION
2 LEVEL
POLYSI 1 LEVEL
FIELD OXIDE
SILICON SUBSTRATE INTERFACE
WITH FIELD OXIDE
A£ METAL ON TOP OF
INTERLEVEL OXIDE
An METAL INTERFACE TO
SILICON DIFFUSION
3200X SEM view with identified materials patterns. (Ref. Figure 5-1a.)
TOP PASSlVATION
An METAL THICKNESS
ILYSl 2 THICKNESS
.YSl 1 THICKNESS
FIELD OXIDE
LICON SUBSTRATE AND FIELD
OXIDE INTERFACE LINE
Figure 5-ic. 8600X magnified SEM view of cross sectioned materials.
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(Ref. Figure 5-1b,)_-_
CROSS SECTION SEGMENT OF NSC 800 MICROPROCESSOR CHIP, AFTER STAINING, WITH DELINEATED
DEPTH OF A P-WELL WITH N + DIFFUSIONS AND POLYSI-GATES WITH CHANNEL PATTERNS
_v
Figure 5-2a. 2600X SEM view of cross section segment reference and magnified
functions with channel patterns in Figure 5-2b and 5-2c below.
Figure 5-2b. Channel A and Polysi 1
gate pattern.
A POLYSI-GATE LENGTH OVER
CHANNEL LENGTH IN SILICON
CHANNEL LENGTH IN SILICON
N+ DIFFUSION DEPTH
- P-WELL
Figure 5-2c. Channel B and Polysi 1
gate pattern.
DEPOSITED.INTERLEVEL OXIDE
FIELD OXIDE (LOCAL OXIDATION)
POLYSI-GATE LENGTH OVER
N-CHANNEL LENGTH
:AL POLYSI-GATE CHANNEL
AP IN SILICON WITH
+ DIFFUSION SPREAD BENEATH
(TWO SIDES OF CHANNEL LENGTH)
5-3
CROSSECTIONSEGMENTOFNSC800MICROPROCESSORCHIP,AFTERSTAINING,N-CHANNELCELL
WITHDELINEATEDOXIDES,POLYSt1-GATEANDCHANNEL-LENGTH,P-WELLDEPTHANDN+
DIFFUSIONDEPTH
OXlDEISlLICON
INTERFACE
LINE
PASSIVATION
,ITEDINTERLEVEL
OXIDE
FIELDOXIDE
--POLYSI 1GATE
N+ DI
SOURCE/DRAINN÷
DIFFUSIONDEPTH
LLDEPTHIN
N-SUBSTRATESILICON
N-SUBSTRATE
Figure 5-3a. 5400X SEM view of N-channel transistor materials cross section
with Polysi 1-gate, N + diffusions and P-well depth in silicon.
I
CHANNEL
OXIDE
THICKNESS
POLYSI 1-GATE LENG PASSIVATION
;ITED INTERLEVEL
OXIDE
FIELD OXIDE BIRDS BEAK
N+ DIFFUSION
DEPTH
POLYSl 1-GATE THICKNESS
LENGTH IN
SILICON
Figure 5-3b. 15,000X magnified SEM view (Ref. Figure 5-3a) of channel
length in silicon versus Polysi 1-gate length and channel oxide.
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ANOTHER CROSS SECTION SEGMENT OF NSC 800 MICROPROCESSOR CHIP, AFTER STAINING, OF
DELINEATED TWO-LEVEL POLYSI PATTERN, POLYSl 1 AND POLYSI 2 THICKNESS WITH INTERLEVEL
OXIDE INSULATION ON TOP OF FIELD OXIDE
OXIDEISI LICON
INTERFACE
LINE
2 THICKNESS
INTERLEVEL OXIDE INSULATION
THICKNESS BETWEEN TWO
POLYSI LEVELS
"POLYSI 1 THICKNESS ON TOP
OF FIELD OXIDE
IELD OXIDE
CON SUBSTRATE
Figure 5-4. IO,000X magnified SEM view of cross sectioned two-polysi levels
within insulating oxide levels.
FIELD
OXIDE
SILICC
INTERFACE
LINE
2 AND THICKNESS
AT THE STEP
INTERLEVEL OXIDE INSULATING
THICKNESS
MISSING POLYSI 2 DUE TO
POLISHING
1 WITH CHIPPED
EDGE OUTLINE
DUE TO POLISHING
Figure 5-5. 10,000X magnified SEM view of cross sectioned two-polysi levels
within insulating oxide levels. Note Polysi 2 overlapping step
and interpoly oxide insulation at the step between Polysi 2 and
Polysi i. (Also see Figures 5-1b and 5-ic.)
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SECTION6
PROCESSFABRICATION
6.1 FABRICATIONMATERIALSANDPATTERNS
The NSC800 8-bit CMOSmicroprocessor chip is fabricated on an N-type <i00>
silicon wafer, using p2CMOSProcess Technology.
The sequence of fabrication, derived from observations madethrough this
evaluation, approximates the photo maskand process steps shownin Figures 6-1
through 6-6.
The chip has four levels of interconnect. The top level is silicon doped
aluminum, beneath it are two levels of polysi (Polysi 1 and Polysi 2). Polysi i
is used as a gate polysi and Polysi 2 is used as an interconnect. The diffusions
are the fourth level. The P-wells with (N+) source terminations form VSSbus with
interconnect to VSSpad. The (P+) source terminations with N-substrate form VDD
bus with an interconnect to a VDDpad. Except for contacts interface, all 4 levels
of interconnect are isolated by interlevel insulating (SiO2) oxides.
The chip process uses selective local oxidation on silicon substrate. This
localized oxidation of silicon regions in reactive oxide growth, generated from
the silicon surface, provides for markedly more planar surface with recessed
patterns of N-substrate regions and P-well areas beneath grown thick field oxide.
The local oxidation step is initiated right after the P-well patterns are defined,
using nitride and a photo resist mask.
This nitride/resist masking forms a protection from selective local oxidation
encroachmentof maskdefined silicon patterns within each P-well as well as on
N-substrate designated for N-channel and P-channel transistor circuit areas;
afterwards, the nitride with resist is removed. Thus, these defined silicon
patterns, which will subsequently form N+ regions in P-wells and P+ regions in
N-substrate, remain intact and well above the recessed silicon patterns of
isolation regions beneath the grown thick field oxide. Laterally they may be
almost equal in planar features with the outlined perimeters of surrounding
field oxide (See Figures 4-9a and 4-11a).
The standard steps which follow are gate oxide and Polysi i deposition
followed by polysi-gate pattern definition. Subsequentmasking steps and
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PR I
BORON IMPLANT
P-WELL
INITIAL
OXlDE_
PHOTO RESIST (PR)
N- SUBSTRATE <100>
Figure 6-1. Three-step example for: i) Initial wafer
oxidation; 2) Photo-resist mask for P-well
outlines; 3) Boron implant for P-well depth
definition in silicon.
PR
P-WELL
,NITRIDE
_._ FOX
/
N- SUBSTRATE <100> t
Figure 6-2. Four-step example for: i) Photo-resist and
initial oxide removed; 2) New oxide/nitride and
resist mask deposition; 3) Photo mask pattern,
with etchback of oxide/nitride and photo resist
for silicon substrate isolation region;
4) Reactive process of field oxide growth
depleting exposed silicon and recessing the
surface of silicon substrate. (See Figures
4-18a, 5-2a.)
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POLYSI 1 (GATE AND
INTERCONNECT) GATEOXIDE
- iP-WELL
N-SUBSTRATE <100>
Figure 6-3. Four-step example for: i) Photo-resist, oxide/
nitride mask removed; 2) Thin gate oxide
deposition; 3) Polysi 1 deposition; 4) Photo-
resist mask pattern, with etchback of Polysi i,
for gates and interconnect definition.
POLYSl 1_
/GATE
FOX_ .1_, _ FOX _ _
N- SUBSTRATE <100>
OXIDE
FOX
Figure 6-4. Three-step example with substeps, showing:
i) Photo-resist and thin oxide removed; 2) Photo-
resist mask pattern over P-well areas, with etch-
back step, for P+ areas in N-substrate, followed
by boron implant defining P-channel transistors;
3) Photo-resist removed and redeposited with
etchback in P-well areas for N+ phosphorous
implant defining N-channel transistors.
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POLYSl 2
INTERCONNECT
v
FOX FOX FOX
P-WELL
N- SUBSTRATE <100>
Figure 6-5. Four-step example with substep, showing: i) SiO 2
deposition for intra-polysi insulation; 2) Deposition of
Polysi 2 and photo-mask pattern with etchback of Polysi 2
for interconnect; 3) Deposition of SiO 2 (an insulator for
subsequent metallization); 4) Photo-resist mask with
etchback for contact apertures in SiO 2 levels to Polysi 1
and Polysi 2 and silicon diffusions. (See Figure 4-11a.)
NOTE:
N-CHAN N E L TRANSISTOR --_ _-- P-CHANN E L TRANSISTORsILOX
D RAI N D RAI N PASSIVATION
SiO2" SOU RCE . SiO2
SOURCE /
t P-WELL N- SUBSTRATE <100>
Figure 6-6. Three-step example with substeps, showing: i) Deposition
of silicon doped aluminum metallization and sintering
step; 2) Photo-resist mask pattern and etchback for
metallization interconnect mask; 3) Deposition of protec-
tive SiO s (Silox) passivation followed by photo-resist
mask pattern and etchback for die pads and test patterns.
(See Figure 2-12.)
In subsequent steps the wafer back-plane is prepared with conductive
interface, and the wafer chips are ready to be tested for slicing
and packaging and testing in assembled package.
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implantations define self-aligned channel patterns with source and drain areas
for P-channel and N-channel transistor circuits.
In addition (this device having a two-level polysi), after P-channel and
N-channel transistors are defined, a thin insulating film of SiO2 is deposited
(2500 to 3000 _ thick) followed by deposition step of Polysi 2; a photo mask
pattern forms Polysi 2 interconnect.
Note: In this device process, Polysi 2 does not interface directly with
contacts in silicon diffusions or Polysi 1 gates, but is linked only with butting
type metal contacts or straight links.
The next step which follows is another deposition of insulating SiO2 with a
subsequent photo-mask step and etchback for opening of contact apertures in the
deposited oxides to silicon diffusions, Polysi 1-gates and Polysi 2 interconnect.
An aluminummetal deposition, which follows, interfaces with these contacts in
Polysi 1 and 2 and silicon. After the sintering step of aluminum, a photo-mask
step and etchback defines the aluminum interconnect maskon the chip. Last, a
protective cover of insulating SiO2 is deposited on the entire chip/wafer followed
by a photo maskand etchback to expose the die pads. The wafer back plane is
then conductively prepared and the chips are tested, with the wafer (chips)
ready for slicing.
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6.2 DIE INTERNALMATERIALSANDDIMENSIONS
Most of these dimensions were derived from approximations from SEMphotos,
taking into account the SEMmagnification factor and the position of specimen in
the SEM.
Table III. Physical Dimensions and Materials
6
7
8
9
i0.
ii.
12.
13.
14.
15.
16.
17.
18.
19.
20.
21.
22.
23.
Die attach material
Die size
Silicon substrate
Die passivation (Silox)
Passivation thickness
Die wire bond
Wire bonding technique (wedge)
Die metallization
Typical metallization thickness
Minimummetal thickness at oxide and polysi steps
Minimummetal line width
Minimummetal line separation
Typical field oxide thickness
TypicalSiO 2 insulation betweenPolysi land Polysi 2
Polysi I thickness (gate-polysi)
Polysi 2 thickness (interconnect)
Polysi-gate (N-channel length) _ 6-T Register cell
Polysi-gate (N-channel width) I Ref. FiguresPolysi-gate (P-channel length) 4-13a thru 4-14
Polysi-gate (P-channel width)
Polysi-gate (P-channel width)
Typical P-well depth in N substrate
Approximate gate oxide thickness
Gold eutectic
6x 6.75 mm
<i00> N-type
SiO 2
i.i _
Aluminum
Ultrasonic compression
Aluminum Si
1.2
1.0 _
4.5 U
5.0 U
0.9 _
0.25
0.5 p
0.4 p
4.7 _
12.0
8.7 u
4.8
0.9 p
9.0 p
700
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NSC800'" High-Performance Low-Power Microprocessor
General Description
The NSCS(X) is an 8-bit microprocessor t hat funct ion s as the
central processing unit (CPU) in National Semiconductors
NSCS00 microcomputer family. The device is fabricated
using Nationars P_CMOS TM technology This technology
provides the system designer with devices equaling the
performance levels of comparable NMOS products, com-
bined with the low-power advantages of CMOS Many
system functions are incorporated on the device, such as:
vectored priority interrupts, refresh control, power.save
feature and interrupt acknowledge. The NSC800 is housed
in dual-in-line and chip carrier packages.
Dedicated peripherals (NSC810 RAM I/O Timer, NSC831 I/O
and NSC858 UART) have on-chip logic for direct interface
to the NSC800. In addition, National also offers a full line
of CMOS components to allow a full low-power solution to
system designs.
For military applications, the NSC800 is available with
class B screening in accordance with Method 5004 of
MIL-STD-883.
Features
• Variable power supply 2,4V - 6.0V
• Fully compatible with 7.80 instruction set
• Powerful set of 158 instructions
• 10 addressing modes
• 22 internal registers
• Low power: 50 mW at 5V Vcc
• Multiplexed bus structure
• On-chip bus controller and clock generator
• On-chip 8-bit dynamic RAM refresh circuitry
• Speed: 1.0 #s instruction cycle at 40 MHz
NSC800-4 4.0 MHz
NSC800 2.5 MHz
NSC800-1 1.0 MHz
• Capable of addressing 64k bytes of memory and 256 I/O
devices
• Five interrupt request lines on-chip
• Schmitt trigger input on reset
• Unique standby-current (power-save) feature
CPU Functional Block Diagram
(25) 1261
O_T'd
1
I
(22) 1231 (24) (21)
TIIII
INTERRUPT CONTROL I
O.RIT INTERNAL DATA BUS
,O*ER/ V:c
'U LY ,NS,,0Cr,0 GN0 D_CODER
AND
CLK MACHINE
OUT _ _ _ CYCLE
(RI 126) (38) 1321 ENCODING
TTIT 4,
(11) iJ CLK CONTROL
AIN -I =N TIMING AND CONTROL
XOUT --,J
(10) / CONTROL STATUS DMA
LITIIITLT!
ALE "_ SO SI IO/M _ _ E_ RESET
(31) (30) (39l (29) (2T) (34) (36) (35) _ OUT
(33) (37)
NSC.,_OOTM I=,d P'_CMOS TM ere IflOemarkS of Nalionll _rnaconOgCtOr Cor_
TRISTATE' is • re0_slere_ .ademark OVNat,onal Sem_conducto_ Corp
ZB0" =e • teg_slefed tfadem•_ o_Z,Io D Cor_
A(6-15)
ADDRESS BUS
REGISTER
ARRA_
|
DATA/ADOR S I
DUFFER 61J
2-16)
ADLO-7)
ADDRESS/DATA BUS
A-1
Absolute Maximum ha|lng_, (Note 1)
Storage Temperature - 65"C to + 150"C
Voltage on Any Pin
with Respect to Ground - 0,3V to Vcc + 0.3V
Maximum Vcc 7V
Power Dissipation 1W
Lead Temperer ure (Soldering, 10 seconds) 300"C
Operating Conditions Vcc=sv=.to./,
Ambient Temperature
Military - 55"C to + 125°C
Industrial - 40"Cto + 85"C
Commercial 0"C to + 70"C
DC Electrical Characteristics T, = - 5`5"Cto. 125"c, vcc = 5v ± 10%, GND = 0V, unless otherwise specified.
Symbol Parameter Conditions
V_H Logical 1 Input Voltage
VIL Logical 0 Input Voltage
VOH2
VHy Hysteresis at RESET IN input Vcc = SV
VOH _ Logical 1 Output Voltage Iou T = - 1,0 mA
Logical 1 Output Voltage lOUT= -10 #A
VOL 1 Logical 0 Output Voltage IOL = 2 mA
VOL 2 Logical 0 Output Voltage lout = 10 .A
IlL Input Leakage Current 0< VlN_ Vcc
IoL Output Leakage Current 0< Vm< Vcc
ICC A Active Supply Current Iou'r = 0, f(XlN} = `5 MHz
Ice A Active Supply Current Iou-r = 0, f(.xIN) = 8 MHz
ICCO Quiescent Current fLXlN_= 0 MHz
IcP s Power-Save Current f(xlN) = .5.0 MHz
CtN Input Capacitance
Man Typ Max Units
0.7 Vcc Vcc V
0 I i 0.2vcci v
Vcc - 0.5
o / I °., f v
o / / °._ / v
_1o.oI / ,o.ot ,A
-,o.o / / ,o.o/ ,A
/ 'el _`5/ _A
/ 1`5 / 2_ / mA
2 4 " mA
i
5 i mA
i 6 ' 10 ! pF
CouT Output Capacitance 8 i 12 pF1
Vcc Power Supply Voltage I 2.4 I 5 6 V
Nole 1: Absolute Maximum Ratings ind=cate limqts beyond which permanent Uamage may occur Continuous operation st these hrnpts ps nol intended and
ShOuld be bruited Io those cond_t*ons specified unOer DC Electr=cal Characteristics
Z5
21.
_= 15
I
Icc va System Speed
0
0 05 1 15 _' 25 3 35 4 45
FKE(]UENCYATCLOCK(MHz)
v
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AC Electrical Characteristics Vcc=5v± 10o]0,GND= 0V
NSC800-1 _ T A = - 40°C to + 85"C
NSC800--TA= - 55"C to + 125"C
NSC800-4--T_, = 0"C to + 70°C
NSCS00-1
Symbol Parameter
Min Max
tx Period at XIN and XOUT 500 31250
Pins
T Period at Clock Output 1000 62500
(=2tx)
tn Clock Rise Time 110
tF Clock Fall Time 60
t L Clock Low Time 490
tH Clock High Time 450
tACC(RD! ALE tO Valid Data 1375
tA_R AD(0-7) Float after 0
]_ Falling
tBABE _ Rising to Bus 1000
Enable
tBAB_ i _ Falling tO Bus Float 50
tBACL BACK Falling to CLK 425
Falling
t BRH _ Hold Time 0
tBR s _ Set-Up Time 100
tea F Clock Failing to ALE 0 30
Falling
tCAR Clock Rising 1o ALE 0 100
Rising
iDA _ ALE Falling to INTA 530
Falling
tDAn ALE Falling to _ Falling 525 575
tDAW ALE Falling to WR Falling 990 1010
tD(BACK)I ALE Falling to BACK 2500
i Falling
tDKBACK)2 ] _ Rising to "_ 500 1600
Rising
tD(_) ALE Falling to INTR, NMI, 1375 i
RSTA.C, PS, BREQ, Inputs
Valid
tDp A Rising _'S to Falling ALE 500 1550
tEXRFSHI Falling ALE to Falling 1500
ITf'CR
tEXWA]_ ALE Falling to WAIT Input 550
Valid
NSC800 NSC8004
Units
Min Max Min Max
200 31250 125 ]1250 ns
400 62500 250 62500 ns
110 75 ns
60 40 ns
190 95 ns
150 80 ns
500 300 ns
0 0 ns
400 250 ns
50 50 ns
125 55 ns
0 0 ns
50 35 ns
0 30 0 35 ns
0 100 0 75 ns
230 100 ns
225 250 125 160 ns
390 410 220 250 ns
1000 600 ns
200 700 125 475 ns
475 250 ns
200 650 125 475
600 325
250 125
Notes
Measured from 10%-90% of
signal
Measured from 10%-90% of
signal
50% duty cycle, square wave
input on XlN
50% duty cycle, square wave
input on XlN
Add t for each WAIT STATE
Add t/2 for memory read cycles
Add t for each WAIT state
Add t for opcode fetch cycles
Add t for each WAIT state
Add t for opcode fetch cycles
ns See Figure 12 also
ns ' Add t for each WAIT state
ns
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AC Electrical Characteristics (Continued) Vcc = 5V ± 10% GND = 0V
NSCS00 1 _T A = - 40"C to + 85"C
NSCS00--T A = - 55"C to + 125"C
NSC800-4 --T A = 0"C to + 70"C
Symbol
t H{ADH)I
t H(AOH},2
tH(ADLI
tH(WD)
tlNH
tINS
INMI
tRDH
tRFL
tRLiMRI
tRUOP_
tS(AD_
t S_AL_
tS4VVD_
tW(AL_
NSCS00 1 NSC_0 NSCB00-4
Parameter Units Notes
Men Max Men Mix Men Max
A(8-15) Hold Time During 0 0 0 ns
Opcode Fetch
A(8-15) Hold Time During 400 100 60 ns
Memory or IO _ and _
AD(0-7) Hold Time 400 100 50 ns
Write Data Hold Time 400 100 7,5 ns
Interrupt Hold Time 0 0 0 ns
Interrupt Set-Up Time 100 50 35 ns
Width of NMI Input 50 30 20 ns
Data Hold afler Read 0 0 0 ns
Rising to ALE - 100 - 100 - 70 ns Negative number means ALE
Rising occurs first
Rising to ALE Rising 450 150 85 ns
(Memory Read)
Rtsing to ALE Rising - 75 - 65 - 55 ns Negative number means ALE
(Opcode) occurs first
AD(0-7) Set-Up Time 300 80 40 ns
A(8-15), SO, SI, IOIM 350 100 50 ns
Set-Up Time
Write Data Set-Up Time 385 85 50 ns
ALE Width 430 130 75 ns
Hold Time 0 0 0 ns
Width of IN'_, i_'_ 500 200 125 ns
Strobe Width 1000 400 200 ns Adcl two t states for first _ of
each interrupt response string
Add t for each WA---_ state
Rising tO ALE Rising 450 150 90 ns
Read Strobe Width During 1000 400 225 ns Add t for each WA_ State
Opcode Fetch Add if2 for Memory Reacl Cycles
Refresh Strobe Width 1925 725 400 ns
SetUp Time 100 50 35 ns
W--_ Input Width ,550 250 175 ns
Write Strobe Width 1000 400 220 ns Add t for each _ state
XlN to Clock Falling 25 55 25 55 25 55 ns
XlN to Clock Rising 45 75 45 75 45 75 ns
tWH
tw(t)
tW(tNTA)
tWL
t W(RD)
tWfRFSHI
tWS
t WNVA_
tWNVR_
t xcF
tXCR
Note 1: Test cond,t,ons t = 1000 ns Ior N$0800 1 40(] ns for NSCS00 250 ns lol NSCS00 4
Note 2: Output t,n_lngs ere measured with i purely capacd_ve ;de0 of 150 pF The IOllOw,r_g Cofrechon factor Can De used lot Other _oaOs
15_ pF < CL_- 300 pF + 0 25 ns/pF
50 pF s C L< 150 pF - 0 15 nstDF
Note 3: TO cslculale I*mfng $pec=hcahon$ at olhe, values OI t use Table t
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Timing Waveforms
Opcode Fetch Cycle
M1
IOM SO St
,=_ ' f,._imm0mlimin_mmm.
_- IWF=UlI
Memory Read and Write Cycle
£Lm
ALE
AI0-15_
A0_0 71
_AEe,01
R_D
ADq0 ?_
(WRlYE_
IOJ[_ $0 $1
A-5
Timing Reference
Inten'upt -- Power-Save Cycle
Note 1: This t State _s 1he _ast I Stale of the _est M cycle of any instruction
Note 2: Response Io INTR input
Note 3: Response Io PS input
Bus Acknowledge Cycle
BUS &V_LABLE SLATESANv.C,C_E_1' _i
LAST _ STATE TZ lz 1_ : _ ft_]
CLK _
.,-j /--x
*Waveform not drawn to Wopot't*on Use only lot specifying test points
AC Testing Input/Output Wivoform
i T 0 t V¢ c IEST 8 T _
o,_O?Vcc PO,.TS II;EVCC_,_
AC Testing Load Circuit
_CLIISO pF
_L c S'7' i
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TABLE I. BUS TIMING AS tx DEPENDENT
• Symbol tx<2.5 MHz 2.5 MHz<tx <4.0 MHz
tL (1/2)T - 10 (1/2)T - 30
IH (112)T - 50 (1/2)T - 45
(1 + N)T + 100 (1 + N)T + 50tACC(RD)
tBABE
t_ACL
tDAt
(1/2)T - 75
(112)T +30
tDAR (1/2)T + 25
IDA R (1/2)T +50
tDAW T -10
tDAW T + 10
t_BACK)I
t_BACKI2
t_BACK}2
t_t!
tDPA
tDPA
(1/2)T - 70
(1/2)T - 25
(1/2)T
(1/2)T .+ 35
T-30
T
(1 t2)T
(5/2+ N)T (512+ N)T-25
[1/2)T (112)T
(3/2)T + t00 (3/2}T + t00
(3/2 + N)T- 125 (3/2+ N)T 125
(112)T
(312)T +50 (3/2)T + 100
Symbol
Min t D_RFSH}
Min t D_,WA=13
Max t HIADH)2
Max t HIADL)
Min tH(wol
Min t RL{MRI
Min I_ADI
Max t S_ALE_
Min tS_VD 1
Max tW_ALE_
Min tW_=NTA)
Min tWL
Max t WIRD/
Max t wf_rs_ _
Min tw(wR t
Max
ix< 2.5 MHz 2.5 MHz< Ix< 4.0 MHz
(312 + N)T (3/2 + N)T - 50
1/2}T + 50 (1/2)T
(1/2)T - 100 (1/2)T - 65
(112)T - 100 (1/2)T - 75
(1/2)T - 100 (1/2)T - 50
(1/2)T - 50 (1/2}T - 40
(1/2}T - 120 (1/2)T - 85
(1/2)T - 100 (t/2)T- 75
(112)T- 115 {1/2)T - 75
(1/2)T - 70 (1/2)T - 50
(1 + N)T (1 + N)T - 50
(1/2)T - 50 (1/2)T - 35
(1 + N)T (1 + N)T 25
2T - 75 2T - 100
(1 + N)T (1 + N)T- 30
Note N =sequsl tOnumber of WAIT $l&leS
iln
Max
Mtn
Mm
Mm
M=n
Min
Mm
M=n
Mln
Min
M=n
Mm
M_n
Mm
Functional Pin Descriptions
The following describes the function of all NSCS00 input/
output pins, Some of these descriptions reference internal
circuits.
INPUT SIGNALS
Reset Input (RESET IN): Active low. Sets A (8-15) and AD
(0-7) to TRI-STATE; (hi gh impedancel. Clears the contents
of PC, I and R registers, disables interrupts, and causes a
reset output to be activated.
Bus Request (BRE_): Active low. Used when another
device is requesting the system bus BREQ is recognized
at the end of the current machine cycle, then A(8-15),
AD(0-7), IOtM, RD, and _ are set to the high impedance
mode and the request is acknowledged via the BA--A-CKout.
put signal.
Non.Maskable Interrupt (NM-'-7): Active low. The non-mask-
able interrupt, generated by the peripheral device(s), is the
highest priority interrupt request line. The interrupt is edge
sensitive and only a pulse is required to set an internal flip.
flop which generates the internal interrupt request. Since
the _ flip-flop is monitored on the same clock edge as
the other interrupts, it must also meet the minimum set-up
time spec for the interrupt to be accepted in the current
machine instruction. Once the interrupt is accepted the
flip-flop is reset automatically. Its execution__ is inde-
pendent of the interrupt enable flip-flop. NMI execution
involves saving the PC on the stack and automatic branch-
ing to restarl address X'0066 in memory.
Restart Interrupts A, B, C (RSTA, R--ST"B,R--S'_C): Active low
level sensitive, Restarls generated by the peripherals are
recognized at the end of the current instruction if their
respective interrupt enable bits and master enable bit ere
set. Execution is identical 1o _ except interrupts are
enabled for the following restart addresses:
Restart
Name Address (X')
NM_ 0O66
RSTA OO3C
RST---'B 0034
0o2c
IN--"_ (M ode 1) 0038
The order of priority is fixed (highest first) as follows:
1) NMI 2) RSTA 3) RSTB 4) RSTC 5) INTR
Interrupt Request (INT'--"-R): Active low level sensitive. An in-
terrupt request input generated by e peripheral device is
recognized at the end of the current instruction provided
that the interrupt enable end master interrupt enable bits
are set. _ is the lowest priority interrupt request input.
Under program control, _ can be executed in three dis-
tinct modes in conjunction with the INTA output.
Walt (WAI"--"_: Active low. When set low during RD, WR or
I"N'TA. the CPU extends its machine cycle in increments of
t (wait) states. The wait machine cycle continues until the
input returns high.
The wait strobe input will be accepted only during
machine cycles that have _, _ or I_ strobes and dur-
ing the machine cycle immediately after an interrupt has
been accepted by the CPU. The later cycle has its RD
strobe suppressed but it will still accept the wait.
Power-Save (P--S): Active low. P'S is sampled at the end of
the current instruction cycle. When _ is tow, the CPU
stops executing al the end of current instruction and
keeps itself in the low-power mode. Normal operation
resumes when _ is returned high.
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Functional Pin Descdptions(con.nued)
OUTPUT SIGNALS
Bus Acknowledge (BACK): Active low. BACK indicates to
the bus requesting device that the CPU bus and its control
signals are in the TRI-STATE mode. The requesting device
may then take control of the bus and its control signals.
Address Bits 8-15 [A(8-15)|: Active high. These are the
most significant 8 bits of the memory address during a
memory instruction. During an I/O instruction, the port ad-
dress on the lower 8 bits of address get duplicated onto
these 8 bits. During a BREQ/BACK cycle, the A (8-15) bus
is in the TRI-STATE mode.
Reset Out (RESET OUT): Active high. When RESET OUT is
high, it indicates the CPU is being reset. The signal is nor-
malty used to reset the peripheral devices.
Input/Output/Memory (IO/M): An active high on the IO/M
output signifies that the current machine cycle is relative
to an input/output device An active low on the IO/M out.
put signifies that the current machine cycle is relative to
memory. It is TRt.STATE during BR---_/BA--'_ cycles.
Refresh (RFSH): Active low The refresh output indicates
that the dynamic RAM refresh cycle is in progress.
goes low during T3 and T4 states of all M1 cycles During
the refresh cycle, AD(0-7) has the refresh address and
A(8-15) indicates the interrupt vector register L
Address Latch Enable (ALE): ALE is active only during the
T1 state of any M cycle and also T3 state of M1 cycle. The
high to low transition of ALE indicates that a valid mere-
ory/I-O/refresh address is available on the AD(0-7) lines.
Read Strobe ('_'B): Active low. On the trailing edge of the
"_ strobe, data is input to the CPU via the AD(0-7) lines,
The i_ line is in the TRI-STATE mode during BRECJ/BA_
cycles
Write Strobe (WR): While the WR line is low, valid data is
output by the CPU on the AD(0-7) lines. The WR line is in
.the TRt.STATE mode during "_/b--_ cycles
Clock (CLK): CLK is an output provided for use as a
system clock. The CLK output is a square wave at one half
the input frequency.
Interrupt Acknowledge (INTA): Active low. The interrupt
acknowledge output is activated in the M1 cycle (S) ira-
mediately following the t state in which the _ input is
recognized. [Output is normally used to gate the interrupt
response vector from the peripheral controller onto the
AD(0-7) lines,] It is used in two of the three interrupt
modes In mode 0, an instruction is gated onto the AD(0-7)
line during IN"_ There will be from 1 to 4 IN_ strobes
issued for each mode 0 interrupt. The amount of IN_
strobes issued is instruction dependent. In mode 2, a
single interrupt response vector is gated onto the data
bus. In mode 1, IN_ is not used In this mode, IN_ func.
lions like the restart interrupts.
Status (SO, el): Bus status outputs indicate encoded in-
formation regarding the ensuing M cycle as follows:
Machine Cycle
Opcode Fetch
Memory Read
Memory Write
I/O Read
I/O Write
Halt"
Internal Operation"
Acknowledge of Int""
Statue Control
so sl io/_ h--5 W--"R
1 1 0 0 1
0 1 0 0 1
1 0 0 1 0
0 1 1 0 1
1 0 1 1 0
0 0 0 0 1
0 1 0 1 1
1 1 0 1 1
• ALE IS not Suppressed in thls cycle
= "This IS Ihe cycle thai Occurs =mrned_etely afler the CPU accepls en _n.
le-up_ {_h"_'_RS-'_'B.]4"5T'C,tN--'FAN-_I
Note I: DurmQ hall. CPU continues Io do dummy opcode _etch |fo_ "_
_ocat_on followln 0 lhe hell Instruction t_lh e hall $1aIus This 15 so
CPU cen conllnue to Oo l_S dyK_emlc RAM relresh
Note 2: No e_r_y sla_us is provlOe0 for inlerrupt or har0were restarts
INPUT/OUTPUT SIGNALS
Power (Vcc): + 5V supply.
Ground (GND): 0V reference.
Cryetal (XIN, XOUT): XtN may be used as an external
clock input.
Multiplexed AddreesfData [AD(0-7)]: Actwe high
At RD Time:
At W_ Time:
At Falling Edge
of ALE Time:
During BREQ/
Cycle:
Input data to CPU
Output data from CPU.
Least significant byte of address dur-
ing memory reference cycle 8.bit
port address during I/O reference
cycte,
High impedance.
Input Protection
All inputs are protected from static charge with diode
clamps to both Vcc and GND. Normal precautions taken
with MOS devices are recommended,
INPUT 0N-CHIP
CIRCUITRY
LC'" _
I00{i < R < 300_
V
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Connection Diagrams
Dual-In-Line Package
E Package
RESET
A12 AllAlO A9 AB VCC_ OUT
A13 _(K7
A14 B 381 10fM
A15 9 37( RESET IN
CLK 10 361
X0UT 11 35(
NC 12 NSC8OOE _( NC
XIN 13 33( ALE
ADO 14 32( SO
AOl 15 31( RFSH
A02 16 304 $1
AD3 17 29( I_
18 19 20 2t 22 23 24 25 26 _'7 28
//I
TOP VIEW TL C _'_ ....
ABI •
A9 _
AIO= 3
Al1_ 4
A12_ 5
A13 1 6
A14-- 7
A15_ 8
CLK_ 9
XOUI I 10
XIN_ 11
ADO_ 12
ADI_ 13
AD2_ 14
AD3_ 15
AD4_ 16
ADS_ 17
A06_ 18
AD7_ 19
GND-- ZO
4O
39
38
37
36
35
34
33
32
31
NSCBOO
3O
29
28
27
26
2'5
24
23
22
21
TOP VIEW
_Vcc
-- W-"_-T
_RES_OUT
--8REO
-- fo/_
_ALE
--SO
--RFSH
I SI
IINTR
V Package
RESEt
A12AtlAlOA9A8 VccPSWAIT OUT BREG
\\ I; l. ;J //J
• A13_7 5 4 3 2 144 43 42 4139 E 3 B_
A14_8 38E 210'M
A15 E_]9 37r-" }RESET IN
CLK[_lO 36F ]R'D
XOUT_:::_. 35r-b_
NC[_12 NSCS00V 34 E _ NC
XIN[_13 33E_ ALE
ADO[¥Z]14 32_S0
AD1[_15 31E }RFSH
AD2[_I§ 30_ )S1
AD3E_17 19 20 21 22 23 24 25 26 27 29E I'-N_A
18 _ 28
AD4 A05 AD6 AD7 GND NMI
T0P VIEW ", _ .'- ',
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Timing Control
All necessary timing signals are provided by a single state
inverter oscillator contained on the NSC800 chip. The chip
operation frequency is equal to one half of the frequency
of this oscillator. The oscillator frequency can be con-
trolled by one of the following methods:
1. Leaving the XOUT pin unterminated and driving the XIN
pin with an externally generated clock as shown in
Figure Is. When driving XIN with a square wave, the
minimum duty cycle is 30%-70%, either high or low.
2 Connecting a crystal with the proper biasing network
between XlN and XOUT as shown in Figure lb. Recom-
mended crystal is a parallel resonance AT cut crystal.
Resistor capacitor feedback network described in earlier
data sheets will not oscillate due to gain of internal in-
verter circuit. A modification of this circuit by adding two
tnverters in series between the RC network and XIN will
work.
The CPU has a minimum clock frequency input (_' XIN) of
32 kHz, which results in 16 kHz system clock speed. All
registers internal to the chip are static, however there is
dynamic logic which limits the minimum clock speed. The
Input clock can be stopped without fear of losing any data
or damaging the part. You stop it in the phase of the clock
that has XIN low and CLK OUT high. When restarting the
CPU, precautions must be taken so that the input clock
meets minimum specification. Once started, the CPU will
continue operation from the same location at which it was
stopped. During DC operation of the CPU, typical current
drain wilt be 2 mA. This current drain can be reduced by
placing the CPU in a wail state during an opcode fetch
cycle then stopping the clock.
Functional Description
The NSC800 is an 8-bit general purpose microprocessor
designed for stand-alone and DMA (direct memory ac-
cess) applications. A minimum system can be con.
structed with an NSC800, an NSC810 (RAM I/O Timer) and
an NMC27C16 (EPROM).
NsCa00 uses a multiplexed bus for data and addresses.
The 16-bit address bus is divided into a high-order 8-bit ad-
dress bus that handles bits 8-15 of the address, and a low-
order 8-bit multiplexed address/data bus that handles bits
0-7 of the address and bits 0-7 of the data. Strobe outputs
from the NSC800 (ALE, _ and W-'R) indicate when a valid
address or data is present on the bus. IOIM indicates
whether the ensuing cycle accesses memory or I/O
During an input or output instruction, the CPU duplicates
the lower half of the address lAD(0-7)] onto the upper half
[A(8-15)]. The eight bits of address will stay on A(8-15) for
the entire machine cycle.
Figure 2 illustrates the timing relationship for opcode
fetch cycles with end without a wait state. Fegure 3 il-
lustrates the timing relationship for memory read and
write cycles with and without a wait state. Input/output
cycles with and without a wait state are shown in Figure4.
One wait state is automatically inserted into each I/O
instruction.
tin _ |tXINJ
EXTERNAL 2
CL0C_II" =0U_.L_L___J
a.
I I_XTALj
CLK _ 2
llN lOUT
¢ _,,, ,°
FIGURE 1. Timing Control Configurations
R=IM
Cl=20pF
C2= 34 pF
(Recommended]
V
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Functional Description (ContmueCl)
,o/o_,lZ_,0,0_,,
A_B-IS_Z _
Io/lii SO S1
AOORESS t8-15)
A0(0-T) =. m Bm
X I.VECTOR
\
iO_M=O S0=1 S1=1
I
i m
I m
>C
FIGURE 2e. Opcoda Fetch Cycles without WAIT States
CLK
k°_O-7)
A(8-151
i0/I_i So Sl
×
X
--<E>(,o,o.,,>..___}--
ADORE$S (B-15)
I-VECTORF
/-
IO/M=O SO=l, S1=1
I
FIGURE 2b. Opcode Fetch Cycles with WAIT Slates
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Functional Description (Continuecl)
k'0
AO(0-7) AO(0-7) OUT Ol0-TI
A(B-151 IO/M=O $O=IW-- _ $1=0_10/_ s0 $I
FIGURE 3e. Memory Read/Write Cycles without WAIT States
A_O-15)
AD(0-7)
,,o.,,)----_-- _---
- \ I /__
.o,o-.,x .,o-.,x / oo,,o-,, x_
° --_/ f-C_
°
FIGURE 3b. Memory Reed end Write with _ States
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Functional Description (Continued)
CLK
ALE '
A(O-71
\
× ou'r DIO-71
/--
I
FIGURE 4|. Input and Output Cycles without WAIT States
CLK
A{8-15_
AD(0-7)
AD{0-7)
IO/M SO Sl
ALE _ _
I
_0-7)
\
A(0-71 X
OUT O(0-7}
oko _1_
= = __ =
t _A'T'T state iulomatlClltty inserlecI during IO operatton
FIGURE 4b. Input end Output Cycles with _ States
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Functional Description (Continued)
INITIALIZATION
The NSCS00 ancl its peripheral components are initialized
by RESET IN and RESET OUT. _ input is associ-
ated with an on-chip Schmitt trigger that facilitates using
an R-C network power-on reset scheme (Figure 5).
To ensure proper power-up conditions for the NSCS00,
the following power-up and initialization procedure is
recommended:
1. Apply power (Vcc and GND) and set _ active
(low) Allow sufficient time (approximately 100 ms if
crystal used) for the oscillator and internal clocks to
stabilize WE--_ must remain low for at least 3t state
(CLK) times, RESET OUT, following the clock stabiliza-
tion period, responds by going high, indicating to the
system that the NSCS00 is being reset. RESET OUT
signal becomes available to reset the peripherals.
2. Set _ IN high, following which the RESET OUT.
goes low and the CPU initiates the first opcode fetch
cycle.
NOTE: The NSCSO0 initialization includes: Clear PC to
X'O000 (the first opcode fetch, therefore, is from memory
Iocahon X'O000) Clear registers I (Interrupt Vector Base)
end R (Refresh Counter) to X'O0. Clear interrupt control
register bits lEA,/EB and IEC. The interrupt control bit IE/
is set to I to maintain INS808OA/Z80A compatibihty (see
INTERRUPTS for more details). Maskable interrupts ere
disabled end the CPU enters Interrupt Mode O. While
RESET IN is active (low), the A(8-15) and AD(O- 7) lines go
to high impedance (TRI-STATE) and all CPU strobes go to
the inactive state
BUS ACCESS CONTROL
Figure 6 illustrates bus access control in the NSC,800
The external device controller produces an active BREQ
signal that requests the bus. When the CPU responds with
then the bus and related control strobes go to high
impedance CrRI-STATE) It should be noted that (1)
is sampled at the last t state of any M machine cycle only
(2) The NSC800 will not acknowledge any interrupt/re-
start requests, and will not perform any dynamic RAM
refresh functions until after _ input signal is inactive
high. (3) _ signal has priority over all interrupt request
signals, should _ and interrupt request become ac-
live simultaneously,
VC(
t
NSCBO0 INDICATES WHEN CPU
_._)_]_"_'N RESET OUTj . iS BEING RESETT' l o;o
FIGURE 5. Power-On Reset
CLK
ANY M CYI BUS AVAILABLE STATES
I
AD(O-71
AIB-1SI
ALE
SO $1
* S0, $1 ¢lurlng BRE"-*-Qwill inchcale same machine cycle Is Clur*ng cycle when BREd wee acceptecl
t z = |tree stalls bus encI COr;trol signals Ire in h_gh impatience mode
FIGURE 6. Bus Acknowledge Cycle
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Functional Description (Continued)
REGISTER CONFIGURATION
The NSC800 contains 22 programmable registers as
shown in Figure 7. The CPU working registers are ar.
ranged in two 8-register configurations, each of which in-
cludes an 8-bit accumulator, a flag register, and six
general purpose 6-bit registers. Only one 6-bit register set
may be active at any given moment. However, simple in-
structions exist that allow the programmer to exchange
the active and alternate register sets.
It should also be noted that the six 8-bit general purpose
registers (B, C, D, E, H, and L) can be accessed as 16-bit
registers (BC, DE, and HL). The functions of these become
apparent in the instruction set description.
CPU Main Working Register Set
Accumulator (6) Flags F (8)
Register B (8) RegisterC (8)
Register D (8) Register E (8)
Register H (8) Register L (8)
CPU Alternate Working Register Set
AccumulatorA' (8) FlagsF' (8)
Register B' (8) RegisterC' (6)
Register D" (8} Register E' (8)
Register H' (8) Register L' (8)
CPU Dedicated Registers
Index Register IX (16)
Index Register IY (16)
Interrupt Vector
Register I (8)
Memory Refresh
Register R (8)
Stack Pointer SP (16)
Program
Counter PC (16)
FIGURE 7. Register Configuration
DEDICATED REGISTERS
Program Counter (PC): The program counler contains the
16-bit address of the current instruction being fetched
from memory The PC is incremented after its contents
have been transferred to the address lines. When a pro-
gram jump occurs, the new address is placed in the PC,
overriding the incrementer.
Stack Pointer (SP): The stack pointer contains the 16-bit
address of the current top of a stack located in external
system RAM memory. The external stack memory is or-
ganized as a last-in, first-out (LIFO) file. The stack allows
simple implementafion of multiple level interrupts, virtu-
ally unlimited subroutine nesting and simplification of
many types of data manipulation.
Index Registers (IX and IY): The two 16-bit index registers
hold a 16-bit base address used in indexed addressing
modes In this mode, an index register is used as a base to
point to a region in memory from which data is to be stored
or retrieved. An additional byle is included in indexed in-
structions to specify a displacement from this base This
displacement is specified as a two's complement signed
integer.
Interrupt Page Address Register(I): The NSCS00 CPU can
indirectly call any memory location in response to a mode 2
interrupt The I register is used to store the high.order 6
bits of the address The low-order 8 bits are supplied by the
interrupting peripheral. This feature allows interrupt rou-
tines to be dynamically located anywhere in memory with
minimal access time to the routine_
Memory Refresh Register (R): The NSC800 CPU contains
a memory refresh counter to enable dynamic memories 1o
be used with the same ease as static memories This 8-bit
register is automatically incremented after each instruc-
tion fetch. The data in the refresh counter is sent out on
the lower portion of the address bus along with a refresh
control signal while the CPU is decoding and executing
the fetched instruclion. This mode of refresh is totally
transparent to the programmer and does not slow down
CPUoperation The programmer can load the R register
for testing purposes, but this register is normally not used
by the programmer.
ACCUMULATORS AND FLAG REGISTERS
The CPU includes two 8-bit accumulators and two associ-
ated 8-bit flag registers. The accumulator holds the results
of 6-bit arithmetic or logical operation The flag register in-
dicates specific conditions for 6-bit or 16-bit operations.
FLAG REGISTERS (F,F')
The two NSC600 flag registers each contain six status bits
that are set or reset (cleared) by various CPU operat=ons
(Figure 8). Four of these bits (carry, zero, sign, and
parity/overflow flags) can be tested by the programmer
The descriptions of the flags follow.
Carry Flag (C): This flag is set by the carry from the high-
est order bit of the accumulator during an add instruction
or a.borrow generated during a subtraction instruction.
Specific shift and rotate instructions also affect this bit
Zero Flag (Z): This flag is set when a zero is loaded into
the accumulator as a result of an operation. Otherwise it
remains clear.
Sign Flag (S): This flag stores the state of bit 7 (the sign
bit) in the accumulator after an arithmetic operation. This
flag is intended to be used with signed numbers.
ParltylOverflow Flag (P/V): During logical operations this
flag is set when the parity of the result is even and reset
when It is odd. It represents overflow when signed two's
complement arithmetic operations are performed. An
overflow occurs when the resultant of a two's complement
operation (in the accumulator) is out of range.
The two non-testable flag register bits used for BCD
arithmetic are:
Hill Carry (H): This flag indicates a BCD carry or borrow
result from the least significant four bits of an operat=on;
when using the DAA (Decimal Adjust Accumulator In-
struction), i1 is used to correct the result of a previously
packed decimal add or subtract.
15
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Functional Description (Continued)
Add/Subtract Flag (N): Since the algorithm for correcting
BCD operations is different for addition or subtraction,
this flag specifies what type of instruction was executed
last in order that the DAA operation will be correct for
either operation.
liT 7 lit o
P/v x C
_ CARRYADO/SUBTRACt
PliIRfTYOVERFLOW
HALFr+ARRY
ZERO
SIGN
FIGURE 8. Flag Register
INTERRUPTS
The NSCS00 has five interrupt/restart inputs, four ere
maskable (RSTA, R-_, RS--S-_, and INTR) and one is non-
maskable (J_) J_, having the highest priority of all
interrupts, is always serviced and cannot be d_sabted by
the user After recognizing an active input on NMI, the CPU
stops before the next instruction, pushes the PC onto the
stack, and jumps to address X'0066, where the user's
interrupt service routine is located (i.e., restart to memory
Iocahon X'0066) NMI is intended for interrupts requiring
immedtate attention, such as power-clown, controt panel,
etc.
R-"_, _ and _ are restart inputs, which, if en-
abled, execute a restart to memory location X'003C,
X'0034, and X'D02C, respectively. Note that the CPU
response to the NM-"_ and RST (A, _, _') request input is
basically identical. Unlike NMI, however, restart request
inputs must be enabled.
Figure 9 ilfustrates _ and _ interrupt machine cycles.
M1 cycle will be a dummy opcode fetch cycle followed by
M2 and M3 which are stack push operations. The follow-
ing instruction will then start from the interrupts restart
location.
The NSC800 also provides one more general purpose in-
terrupt request input, IN'-N_. When enabled, the CPU
responds to _ in one of the three modes defined by in-
struction IM0, IM1, and IM2 for modes 0, 1, and 2, respec-
tively Following reset, the CPU automatically sets itself in
mode 0.
Interrupt (IN'-N'_) Mode 0: Similar to INSS080A mode The
CPU responds to an interrupt request by providing an INTA
(interrupt acknowledge) strobe, which can be used to gate
an instruction from a peripheral onto the data bus. Two
wait states are automatically inserted by the CPU during
the first _ cycle to allow the interrupting device (or its
controller) ample time to gate the instruction and deter.
mine external priorities. (Figure 10). This can be any
instruction from one to four bytes. The most popular in-
struction would be a one-byte call (restart instruction) or a
three.byte call (CALL NN instruction), tf it is a three-byte
call, the CPU issues a total of three IN_ strobes. The last
two read NN (which do not include wait states)
Interrupt (IN--"_) Mode 1: Similar to the restart interrupts
except the restart location is X'0038 (Figure 9).
LASTM CYCLEOFINSTRUCTION_
LAStISTARE
CLK__'_ O_
ALE
AD(0-7)
A(O-tS)
WA--'_'"
IO/llii $0 S1
X ADI0-7)
X
M1
eTh,s _Sthe gray machine CyCle lhilt Ooe$ not have an Re. WR or INTA strobe but wdt iccept a wad strode
FIGURE 9. Non.Meskable and Restart Interrupt Machine Cycle
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Functional Description (Cont*nued)
IntamJpt (_-"r_) Mode 2: With this mode, the programmer
maintains a table that contains the 16-bit starting address
of every interrupt service routine. This table may be lo-
cated anywhere in memory. When the mode 2 interrupt is
accepted (Figure 11), a 16-bit pointer must be formed toob-
tain the desired interrupt service routine starting address
from the table The upper 8 bits of thiS pointer are from the
contents of the I register, which has been previously
loaded with the desired value by the programmer. The
lower 8 bits of the pointer are supplied by the interrupting
device with the low-order bit forced to zero_ The pointer is
used to get two adjacent bytes from the interrupt service
routine starting address table to complete 16-bit service
routine starting address. The first byte of each entry in the
table is the least s,gnificant (low-order) portion of the ad-
dress. The programmer must obviously fill this table with
the desired addresses before any interrupts are to be
accepted.
Note that this table can be changed at any time to allow
peripherals to be serviced by different service routines.
Once the interrupting device supplies the lower portion of
the pointer, the CPU automatically pushes the program
counter onto the stack, obtains the starting address from
the table and does a jump to this address.
The interrupts have fixed priorities built into the Nsca00
as:
NMI (Highest Priority)
RSTB
R--S'TC
IN_ (Lowest Priority)
ENABLING INTERRUPTS
i_, being a non.maskable interrupt request, is executed
as it occurs and can never be disabled.
The maskable interrupt inputs (RS---_, RS-'_P'B,i_"_'_"_, and
IN"_) are enabled under program control through the use
of the interrupt control register and enable/disable inter-
rupt instruction.
The appropriate interrupt control bits in 4-bit interrupt con-
trol register {lEA, IEB, IEC, and IEI) must be enabled in con-
junction with IFF1 and IFF2, before the maskabie INTR
and RST A, B, _ can be accepted by the CPU.
3 2 | 0
SUPPLIEDSYIREGISTER
1 0
The interrupt confrol register is an on-chip write only out.
put port located at port address X'BB. It can only be writ-
ten to by eit her the OUT (C), r or OUT (N), A instruct ion s (for
example OUTI instruction will not affect Interrupt Control
Register). Its contents are:
Bit Name Function
0 IEI Inferrupt Enable for INTR
1 IEC " I_
2 IEB " RSTB
3 lEA "
For example: In order to enable RSTB, CPU interrupts
must be enabled and IEB must be set.
At reset, IEI bil is set and other mask bits, lEA, IEB, IEC are
cleared. This maintains the software compatibihty be.
tween NSC,800 and INS8080A (or Z80A).
Execution of an IO block move instruction will not affect
the state of the interrupt control bits The only two instruc-
tions that will modify this write only regisler are OUT (C), r
and OUT (N), A.
POWER-SAVE FEATURE
The NSC800 provides a unique power-save mode by the
means of the _ pin. _ input is sampled at the last t state
of the last M cycle of an instruction. After recognizing an
active (low) level on _, the NSC800 stops its internal
clocks, thereby reducing its power dissipation to one half
of operating power, yet maintaining all register values and
internal control status. The NSC800 keeps its oscillator
running, and makes the CLK signal available to the sys-
tern. When in power-save the ALE strobe witt be stopped
high and the address lines lAD(0-7), A(8-15)] will indicate
the next machine address. When PS is returned high, the
opcode fetch (or M1 cycle) of the CPU begins in a normal
manner. Note this M1 cycle could also be an interrupt
acknowledge cycle if the NSC800 was interrupted simul-
taneously with P--'_. Figure 12 illustrates the power-save
feature.
In the event _ is asserted (tow) at the end of an in st ruc-
tion cycle and PS is active simultaneously, the following
occurs:
1. The Nsca00 will go into BACK cycle
2. Upon completion of BA-'A'C'_cycte if PS is still actwe the
CPU will go into power-save mode.
FIGURE 11. Interrupt Mode 2
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Timing Waveforms (Continued)
LASTM CYCLEOFINSTRUCTION
CLK'=_
e¢
&O40-7)'
ARID-15)
SO el.10/lil
MUE
M1
ID/_=O SO_SI=I
\
FIGURE 12. NSCS00 Power.Save
Instruction Set
In the following instruction set listing, the notation used is
shown below.
b: Used in instructions employing bit mode address-
ing to designate one bit in a register or memory
location.
cc: Designates condition codes used in conditional
Jumps, Calls, and Return instructions; may be
NZ = Non Zero {Z Flag = 0)
Z= Zero (Z Flag = 1)
NC = Non Carry (C Flag = 0)
C = Carry (C Flag = 1)
PO = Parity Odd or No Overflow (P/V = 0)
PE = Parity Even or Overflow {P/V = 1)
P = Positive (S = 0)
M = Negative (S = 1)
d: Used in instructions employing relative or indexed
modes of addressing to designate 8.bit signed 2's
complement displacement.
kk: Subset of cc condition codes used in conjunction
with conditional relative jumps; may be NZ, Z, NC
or C.
rot: Used in instructions employing register indirect or
indexed modes of addressing', may be (HL),
(IX -i-d),or (IY+ d).
m2: Used in inef ructions employing register indirect or
direct modes of addressing; may be (BC), (DE), or
(nn).
n: Any B-bit binary number.
nn: Any 16.bit binary number.
pp: Used in 16-bit arithmetic instructions employing
register modes of addressing; may be BC, DE, SP,
or register designated as destination operand.
qq: Used in instructions employing register modes of
addressing; may be BC, DE, HL, AF, IX, or IY.
r: Used in instructions employing register mode of
addressing; may be A, B, C, D, E, H, or L.
rr: Used in instructions employing register mode of
addressing; may be BC, DE, HL, SP, IX, or IY.
as: Used in instructions employing register mode of
addressing; may be HL, IX, or IY.
T: Used in reslart instructions employing modified
page zero addressing mode; may take on hex
vaJues of 0, 8, 10, 18, 20, 28, 30, or 38.
XL: Subscript L indicates the low-order byle of a 16-bit
register.
XH: Subscript H indicates the high-order byte of a
16-bit register.
( ): Parentheses indicate the contents are considered
a pointer to a memory or I/O location.
8.Bit Loads
REGISTER TO REGISTER
Mnemonic Description Operation
LD rd, rs Load register rcl with rs rd-r s
LD A, I Load ACC with register I A-I
LD I, A Load register I with ACC I-A
LD A, r Load ACC with register A-r
R
LD r, A Load register R with r- A
ACC
LD r, n Load register r with r-n
immediate data n
REGISTER TO MEMORY
Mnemonic Description Operation
LD ml, r Load memory from ml - r
register r
LD m2, A Load memory from ACC m2-A
LD ml, n Load memory with ml - n
immediate data n
MEMORY TO REGISTER
Mnemonic Description Operation
LD r, mr Load register r from r-ml
memory
LD A, m2 Load ACC from memory A-m2
19
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16-Bit Loads
REGISTER TO REGISTER
Mnemonic Description
LD rr, an Load register rr with
immediate data nn
LD SP, ss Load SP register
with register ss
REGISTER TO MEMORY
Mnemonic Description
LD (nn), rr Load memory location
nn with 16 bit register rr
PUSH qq Push contents of
16-bit register qq onto
memory stack
POPqq
Operation
rr- nn
SP- ss
Operation
(nn)- rr L
(nn + 1)- rrH
(SP- 1)- qqH
(SP - 2)- qqL
SP-SP-2
MEMORY TO REGISTER
Mnemonic Description Operetlon
LD rr, (nn) Load 16.bit register rr rrL-(nn)
from memory location nn rrH--(nn + 1)
Pop contents of stack qqL-(SP)
to register qq qqH--(SP+ 1)
SP-SP+2
Mnemonic
ADD A, r
ADC A, r
SUB r
SBC A, r
8-Bit Arithmetic
REGISTER ADDRESSED ARITHMETIC
Description
Add contents of register
r to ACC
Add with carry contents
of register r to ACC
Subtract contents of
register r from ACC
Subtract with carry
contents of register r
from ACC
AND r Logically AND contents
of register r with ACC
OR r Logically OR contents
of register r with ACC
XOR r Exclusive OR contents
of register r with ACC
CP r Compare contents of
register r to ACC
INC r
DEC r
DAA
CPL
NEG
Increment contents of
register r
Decrement contents of
register r
Decimal adjust ACC
Complement ACC
(l's complement)
Negate ACC (2's
complement)
Operation
A-A+r
A-A+r+CY
A-A-r
A-A-r-CY
A--AAr
A-A \/ r
CCF Complement carry flag CY- CY
SCF Set carry flag CY- 1
IMMEDIATE ADDRESSING MODE ARITHMETIC
Mnemonic Descdptlon
ADD A, n Add number n to ACC
ADC A, n Add with carry number n
to ACC
SUB n Subtract number n
from ACC
SBC A, n Subtract with carry
number n from ACC
AND n AND number n with ACC
OR n OR number n with ACC
XOR n Exclusive OR number n
with ACC
CP n Compare number n
tO ACC
MEMORY ADDRESSED ARITHMETIC
Mnemonic Description
ADD A, ml Add memory to ACC
ADC A, ml Add with carry memory
to ACC
SUB ml Subtract memory from
ACC
SBC A, ml Subtract with carry
memory from ACC
AND ml AND memory with ACC
OR ml OR memory with ACC
XOR mt Exclusive OR memory
with ACC
CP mt Compare memory with
ACC
INC ml Increment memory
DEC ml Decrement memory
A-A '_' r 16-Bit Arithmetic
REGISTER ADDRESSED ARITHMETIC
A:r
Z flag- 1 Mnemonic Description
IfA=r
else ADD ss, pp Add 16-bit register pp
Z Flag-0 to 16-bit register ss
r-r + 1 ADC HL, pp Add with carry 16-bit
register pp to HL
r-r- 1 SBC HL, pp Subtract with carry
16-bit register pp
(ACC adjust from HL
for BCD) INC rr increment 16-bit
A- A register rr
DEC rr Decrement 16-bit
A-0 - A register rr
Oplretion
A-A+n
A-A+n+CY
A-A-n
A-A-n-CY
A-A _n
A-A ,,'n
A-A _: n
A: n
Z flag- 1
ifA=n
else
Z Flag-0
Operation
A-A+mt
A-A+ml+CY
A-A-m1
A-A- mt- CY
A-A '. ml
A-A '_ ml
A--A "_ ml
A: ml
Z flag-- 1
ifA=r
else
Z Flag-O
ml-m1+1
mr-m1 - 1
Operation
ss-ss + pp
HL--HL
+pp+CY
HL-HL
- pp - CY
rr-rr + 1
rr- rr - 1
V
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Bit Set, Reset, end Test
REGISTER
Mnemonic Description Operation
SET b, r Set bil b in register r rb- 1
RES b, r Reset bit b in register r rb--0
BIT b, r Test bit b in register r Z-r b
MEMORY
Mnemonic Description Operetton
Set b, mt Set bit b in memory mlb-1
location ml
RES b, ml Reset bit b in memory mlb-0
location ml
BIT b, ml Test bit b in memory Z-ruth
location rnl
Exchanges
REGISTER/REGISTER
Mnemonic Deecdptlon Operation
EX DE, HL Exchange contents of DE- HL
DE and HL register
EX AF, AF1 Exchange contents of A AF- AF'
and F registers with A1
and F1 registers
EXX Exchange contents of BC- BC'
BC, DE and HL registers DE- DE'
with corresponding HL- HL'
alternate registers
REGISTER/MEMORY
Mnemonic Description Operation
EX (SP), ss Exchange lop of stack (SP)- ss L
with 16-bit register ss (SP + 1)-SSH
Memory Block Moves and Searches
Block move and search instructions (such as LDIR and
INIR) inserl a dummy instruction fetch after each cycle to
keep refresh going,
SINGLE OPERATIONS
Mnemonic Description Operation
LDI Move data from memory (DE)--(HL)
location (HL) to memory DE-DE + 1
location (DE), increment HL-HL + 1
memory pointers, and BC- BC - 1
decrement byte counter
BC
LDD Move data from memory (DE)-(HL)
location (HL) to memory DE- DE - 1
location (DE), and decre- HL-HL- 1
ment memory pointer BC-HL- 1
and byte counter BC
Mnemonic
CPI
CPD
Description
Compare data in mem-
ory location (HL) to ACC,
increment memory
pointer and decrement
byte counter BC.
Compare data in mem-
ory location (HL) to ACC
end decrement memory
pointer and byte counter
BC.
REPEAT OPERATIONS
Operation
A - (HL)
HL-HL + 1
BC- BC - I
A - (HL)
HL-HL- 1
BC- BC - 1
Mnemonic Description Operation
LDIR Move data from memory (DE)-(HL)
location (HL) to memory DE-DE + 1
location (DE), increment HL-HL + 1
memory pointers, decre- BC- BC- 1
ment byte counter BC, Repeat until
repeat until BC = 0 BC = 0
LDDR Move data from memory (DE)-(HL)
location (HL) to memory DE-DE - 1
location (DE), decrement HL--HL- 1
memory pointers and BC- BC - 1
byte counter BC, repeat Repeat until
untiIBC=0 BC=0
CPIR Compare data in memory A - (HL)
location (HL) to ACC, HL--HL + 1
increment memory BC- BC - 1
pointer, decrement byte Repeat until
counter BC, repeat until BC = 0 or
BC = 0 or (HL)= A (HL)= A
CPDR Compare data in memory A - (HL)
location (HL) to ACC, HL-HL- 1
decremenf memory BC-BC- 1
poinler and byte counter Repeat until
BC, repeatuntiIBC=0or BC=0or
(HL) = A (HL) = A
Input/Output
Due to the multiplexed bus structure, the NSCSO0 handles
the address bus differently than the Z80 during input and
output instructions. The NSCS00 duplicates the port ad-
dress on the upper and lower halves of the address.
Mnemonic Description Operation
IN A, (n) Input from I/O device at A-(n)
address n to ACC
OUT (n], A Output to I/O device at (n)- A
address n from ACC
IN r, (C) Input from I/O device at r-(C)
address (C) to register
OUT (C), r Output to I/O device at (C)- r
address (C) from register
INI Input from I/O device at (HL)-(C)
address (C) to memory HL- HL + 1
location (HL), increment B- B - 1
pointer, and decrement B
counter
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Input/Output (Continued)
Mnemoel¢ I)elcflptlon Operation
OUTI Output to IIO at address (C)-(HL)
(C) from memory location HL-HL+ 1
(HL), increment pointer, B-B - 1
end decrement B counter
IND Input from IIO device =,1 (HL)-(C)
address (C) to memory HL- HL - 1
location (HI..) and dec;r@ B- B - 1
ment pointer, and B
counter
OUTD Output to IIO device at (C)--(HL)
address (C) from memory HL-HL- 1
location (HL) end decre- B-B- 1
ment pointer and B
counter
INIR Input from ItO device (HL)-C
at address (C) to mere- HL- HL + 1
on/location (HL), incre- B-B - 1
ment pointer, decrement Repeat until
B counter, and repeat B = 0
until Be0
OUTIR Output 1o IIO device at (C)-(HL)
address (C) from memory HL--HL + 1
location (HL), increment B- B- 1
pointer, decrement B Repeat until
counter, and repeat until B = 0
Be0
IN DR Input from IIO device at (HI.)- (C)
address (C) to memory HL- HL- 1
location (HL), decrement B-B- 1
pointer and B counter, Repeat until
and repeat until Be0 Be0
OUTDR Output to I/O device at (C)-(HL)
address (C) from mere- HL- HL - 1
ory location (HL), decre- B- B - 1
ment pointer and B Repeat until
counter, and repeat until B = 0
Be0
CPU Control
Mnemonic Description Operation
NOP No operation
HALT" Halt processor
DI Disable Interrupts
El Enable Interrupts
IM 0 Set Interrupt Mode 0
IM 1 Set Interrupt Mode 1
IM 2 Set Interrupt Mode 2
* Halt instruction locks CPU into in endless cycle of instruction fetches
until CPU is reset 04' interrupted Therefore Clyl_ilrTtlC memory refresh
Continual |o run
Program Control
JUMPS
Mnamcmlc Deecdptlon Operation
JP an Unconditional jump PC- nn
direct to nn
JP (ss) Unconditional jump PC-ss
indirect via as register
JP cc, nn Conditionally jump If cc true,
direct to nn if cc is true PC-nn, else
continue
JR d Unconditional jump PC- PC + d
to PC+d
JR kk, d Conditionally jump If kk true,
PC + d if kk is true PC- PC + d
DJNZ, d Decrement B register B- B - 1
and jump to PC+ d if if Be0
B = 0, otherwise continue PC- PC + d
CALLS
Mnemonic Description Operitlon
CALL nn Unconditional call to (SP - 1)- PCH
subroutine at location nn (SP- 2)- PC L
PC-nn
CALL cc, nn Conditional call to If cc true,
subroutine at location (SP- 1)--PC H
nn if Cc true (SP - 2)- PCL
PC- nn, else
continue
RETURNS
Mnemonic Description Operation
RET Unconditonat return PC.L- (SP)
from subroutine PCH-(SP + 1)
RET cc Conditional return If cc true:
from subroutine PCL-- (SP)
PCH-(SP + 1)
else continue
RETI Return from interrupt PCL-(SP)
PCH--(SP+ 1)
RETN Return from non- PCL-(SP)
maskable interrupt PCH-(SP 4- 1)
Restore
interrupt
enable
status
RESTARTS
Mnemonic
RST T
Description Operation
Interrupt to location T (SP - 1)-- PC H
(SP - 2)- PCL
PC-T
v
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Rotate and Shift
REGISTER
MNEMONIC
RLC r
IlL r
RRC r
RR r
SLA r
$RA r
SRL r
MEMORY
MNEMONIC
RLC ml
RL ml
RRC ml
RR ml
SLA ml
SRA ml
SRL ml
REGISTER / MEMORY
MNENONIC
RLO
RRO
O(SCRIPTION
ROTATE REGISTER t LEFT CIRCULAR
ROTATE REGISTER r LEFT THROUGH
CARRY
ROYRTE REGISTER r RIGHT CIRCULAR
ROTATE REGISTER r RIGHT THROUGH
CARRY
SHIFT REGISTER r LEFT ARITHMETIC
SHIFT REGISTER r RIGHT ARITHMETIC
SHIF'I REGISTER r RIGHT LOGICAL
DESCRIPTION
ROTATE MEMORY LEF'T CIRCULAR
ROTATE MEMORY LEFT THROUGH CARRY
ROTATE MEMORY RIGHT CIRCULAR
ROTATE MEMORY RIGHT THROUGH
CIRCULA_
SHfPT MEMORY LEFT ARITHMETIC
SHIFT MEMORY RIGHT ARITHMETIC
SHIFT MEMORY RIGHT LOGICAL
DESCRIPTION
ROTATE DIGIT LEFT AND RIGHT BETWEEN
ACC AND MEMORY IHLI
ROIATE DIGIT RIGHT AND LEFT BETWEEN
RCC AND MEMORY IHLI
OPERATION
f
r
o-E---q--FI
r
OPERATION
ml
LEZ - 
m_
mt
ml
o_Ei-Ei]--l-;-1
OPERATION
I
IHLI
1
q[--;
I, ,13 ol'HLI
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Nsca00MI883B MIL-STD-883
Class B Screening
National Semiconductor offers the NSC800DM and
Nsca00EM with full class B screening per MIL-STD-883B
for Military/Aerospace programs requiring high reliability•
In addition, thiS screening is available for all of the key
NSC800 peripheral devices.
Electrical testing is performed in accordance with
RETSaOOx, which tests or guarantees all of the electrical
performance characteristics of the NSC800M data sheet
A copy of the current revision of RETSa00X is available
upon request.
100% SCREENING FLOW
Test MIL.STD.883 Method/Condition Requirement
Internal Visual
Stabilization Bake
Temperature Cycling
Constant Acceleration
Fine Leak
Gross Leak
Burn-In
Final Electrical
PDA
2010B
1008 C24 Hrs @ + 150"C
1010 C 10 Cycles - 65"C/+ 150"C
2001 E 30,000 G's, Y1 Axis
1014 B5x 10 -8
1014C
1015 160 Hrs. _ + 125°C (using
burn-ir_circuits shown below)
+ 25°C DC per RETSa00x
10% Max
+ 125"C AC and DC per RETS800X
- 55°C AC and DC per RETSa00x
+ 25°C AC per RETS800X
QA Acceptance
Quality Conformance
External Visual
Group A (sample, each lot)
Group B (sample, each
inspection Io1)
Group C (sample every 90 clays
per microcircuit group)
Group D (sample every 6 months
per package type)
2OO9
100%
100%
100%
100%
100%
100%
100%
100%
100%
100%
100%
100%
Burn-In Circuits
5240HR
NSC800DI883B (Dual.in-Line)
I
NC I_D
_--f.
%%% =
:-:: i
2'
22
7'
,5241 HR
NSC800EI883B (Leedlass Chip Csrrlor)
• ID •
=M=_N Lt&DLES$
?
_ p,--*r,_L%,,_,.-.
Ncm
_uoTi h °', _
All ros*stors 27 kg unless mllrks rt otherwise
Nole 1: All ros_slors ere 114W :¢ 5% unless otherwise s_3ecified
Note 2: A_I C_oCkS 0V Io 3V. ,_)0% 0uty cycle, nt_ phase wilh < I _s rise end te_ Itme
Nots 3: Devnce IO be Cooled 0own under power ener bufn_url
m kC
..,--.%%%,.--
V
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Ordering Information
NSC800X X X X
-IT_
Reliability Information
Gate Count 2750
Transistor Count 11,000
IA+ =A+ Reliability Screening
1883 = MIL.STD-883B Screening (Note I)
I = Industrial Temperature ( - 40"C to + 85°C)
M = Military Temperature ( - 55'C to .+ 125"C)
No Designation = Commercial Temperature (0"C to 70°C)
t - 1 = 1 MHz Clock Output (Note 2)-4= 4 MHz Clock Output
No Designation = 2,5 MHz Clock Output
D = Ceramic Package
J = CERDIP Package (availability to be announced)
N = Plastic Package
E = Ceramic Leadless Chip Carrier (LCC)
V = Plastic Leaded Chip Carrier (PCC) (availability to be announced)
Note 1: Do not sDeclf T a ter'nDerature option a. Da_lS are screene_ IO rndllary ternDerature
Note 2: - 1 Dart orlty ava_labie tn Dr, N 1, D 1L N 11 V-1. V tl
EXAMPLES
NSC800E.4s883
NSCS00N
NSCSOOD.11J A +
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Physical Dimensions inches(millimeters)
PtN NO I
IDENT
2 O2O
(01 308) I DOe
MAX _ (2S 501
MAX
,,0,,,
m_
0 045 0 050 0 1_,0-6 200
qlt4]l _1270 _ + (3610 5000,
tAJ, X 'PVp 1"_1+ C020 0050
0 005 0,015
_0 203-0 361_
0 5_-0020 TYP
4--- _49_:_,7_1 LEAOSVER'hCAL SEATING 0100 0010 0015 0023 0125
TO 15 U_,x e,.ANE (2 _40 0254! I0 )el-0 5a4 (3 17_i
RE_ OU T_VAA 0 TYP TYP I"YP MIN
Ceramic Dual-In-Line Package (D)
NS Package Number D40C
0 590 0 620
• -0 O25
o _!_ 0 060
I 4 0 5J_
7 0 15?at
qS2 B3
MAX
_053s i_]ii_ ,_N
I_AX :L =SS
_0 752 _ )B_,
H*,O TYP
0110 02_5
0005 GL_S$ 145_2, (5715
_ [012"_11dm " SEALA_tT kslx Ill+tX
oo_o-0.o i i
, , I [ ,......
! _ U U U U _ U U U u U u U u u u u u u u u
0010 0002
0_Z_-0200 0150 00_50_05 _0457 0051_ 0100 00t0 0_1
_31_5 5000, t)l_0,
_*I_ Ulk 4130_.012h Tve [2S40 03_ _2400,
Ivl' 1_e iz, x 1001 _ E_05
Ceramic Dual.in.Line Package (J)
NS Package Number J40A
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Physical Dimensions (Continued)inches (millimeters)
OtO
_AX
0¸002 _
RAD --
PiW NO 1 i00NT
0_0 0005
O 000
t14 73_ 0 030
Id_ ! O 000 (0-_J 0 050
0000 0620 ' {1 $24_ MAX
[10 240-15 140_ ___ TYP (1 175-,6 101_
0_, _ U U U U U U U U _ _ U U U U U U U _ U U-';___o0,o
*0025 _ ' 0100 0016 i 0016 000) 1 tO'_'OO
0000 0015 : 0075 00t5 , _ ___ __ 0 _5
*0535, {1000 030_1 _' , I (2_010204_ , q04_ OO,'5_ I_, kiln
, tl0 09_' 0301' MI_
Plastic Dual.In.Line Package (N)
NS Package Number N40A
O_
ooJ__.!
_ 10 150_
0 025
I0 5351
0040 x45_ ---_
F I1 010_
_ R_ k0 1 C
_ C
O r"
C
0 C
C3 _-
002_ x45' (R£F
fO 544
05502012
(10 51 :_0 3001
t_D
Z
0 075
MAX I
10_ Vlt'W SlOE I_ND
END VIEW
44-Pln Hormotlc Loadlsss Psckago (E)
NS Psckago Number ED44A
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Physical Dimensions i.ches(millimeters)(Continued)
11 SPA_$ AT
IIO0 =@ _d(I
11I?O 1 I_ _I
IM5 _A-A
O4S 114S
I1 143) I1 143)
@5_i
o_ _
10 SliCES Ar N_,I
© ©
, ,.
---_ _,m-- I O_.__ --_
1114.]_
113 $$i
MOM
I
I
0050
II 270j
REF
I ilO-I Illl
(CI_NrACI O_IIEN$10NI
---,Ib-L _l
• ,64_-05tt --4,..i _,
..
(17 4_- 176S_
0110
O 013 -0 018
10330-04571 M&X
TYP
0 0291-0 032 I
(0 I60-0 $13j
TYP
44-Lead Plastic Chip Carrier (t/)
NS Psckiga Number V44
(3 175r
MAX
LIFE SUPPORT POLICY
NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES
OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR
CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and whose failure to
perform, when properly used in accordance with in-
structions for use provided in the labeling, can be rea-
sonably expected to result in a significant injury to the
useE
2. A critical component is any component of a life support
device or system whose failure to perform can be rea.
sonably expected to causer he failure of the life support
device or system, or toaffect its safety or effectiveness.
J izmN_ I lUhii_sIic_,4_.w °m_
le, r4oe,_;/_5coc le :o,B9'_ 6o ,?
lwl _glo_3)9 9;4o ke,e, _7_7t
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